

# Motor-Integrated Power Factor Corrected Single-to-Three-Phase AC/AC Converter Concepts

**Michael Haider**

Swiss Federal Institute of Technology (ETH) Zurich  
Power Electronic Systems Laboratory  
[www.pes.ee.ethz.ch](http://www.pes.ee.ethz.ch)

VDE “Elektromechanische Antriebssysteme 2023”

November 9th, 2023



# Motor-Integrated Power Factor Corrected Single-to-Three-Phase AC/AC Converter Concepts

Michael Haider, Dominik Bortis, Jonas Huber, Johann W. Kolar

Swiss Federal Institute of Technology (ETH) Zurich  
Power Electronic Systems Laboratory  
[www.pes.ee.ethz.ch](http://www.pes.ee.ethz.ch)

VDE “Elektromechanische Antriebssysteme 2023”

November 9th, 2023



## Motivation

- Reduction of Global Carbon Emissions Required
- Transportation Sector Responsible for 14 % of CO<sub>2</sub> Emissions
- Transportation in Europe Approx. 25 % of All Emissions
- Transportation in US Approx. 29 % of All Emissions

→ Goal: Decarbonization and Implementation of a **Sustainable Transportation Sector**


### ■ Railway Systems: **Greenest and Cleanest Mode of Transport**

- Performance Improvements Demanded
- Focus on **Pressurized Air Supply System** of Railway Vehicles
  - Air Brake System
  - Door Control System
  - Pantograph Lifting

### ■ General Requirements

- **Compactness**
- High Efficiency
- Reliability
- Redundancy

→ Unique Operating Conditions



[Source: YUJIN]

# Application

- Oil-Free Scroll Compressor 7.5 kW @ 3700 rpm
  - Charge Pressure Tank



- Variable Speed Operation
  - Maximum System Performance

- AC-Operation (Grid) 280...530 Vrms
  - Nominal Voltage 400 Vrms @ 50 Hz
  - Tertiary Traction Transformer Winding
  - Ensure Unity Power Factor Operation

- DC-Operation (Battery) 70...110 Vdc
  - On-Board Battery
  - Startup and Grid Interruption

- 1Φ AC/DC-to-3Φ AC Converter System
  - Wide-Input Voltage Range
  - Survive Grid Disturbances and Interruptions



→ Ultra Compact 1Φ AC-Supplied VSD System



# Challenge

## State-of-the-Art

- Electrical Energy Storage  $C_{DC}$   $\Delta v_{DC} = \frac{P_0}{2\pi 2f_G} \frac{1}{\bar{v}_{DC} C_{DC}}$



- Avoid Electrolytic Capacitors (1 ltr.) → Increased Lifetime

## Proposed MPPB Concept

- Mechanical Energy Storage  $J_{MPPB}$   $\Delta \omega = \frac{P_0}{2\pi 2f_G} \frac{1}{J_{MPPB}}$





- Electrolytic-Less 1Φ AC-Supplied VSD System

# Motor-Integrated Power Pulsation Buffer (MPPB)

## State-of-the-Art



- Electrical Energy Storage  $C_{DC}$   $\Delta v_{DC} = \frac{P_0}{2\pi 2f_G} \frac{1}{\bar{v}_{DC} C_{DC}}$



■ Avoid Electrolytic Capacitors (1ltr.) → Increased Lifetime

## Proposed MPPB Concept


- Mechanical Energy Storage  $J_M$   $\Delta\omega = \frac{P_0}{2\pi 2f_G} \frac{1}{\bar{\omega} J_M}$




→ Electrolytic-Less 1Φ AC-Supplied VSD System

# Outline

## Part I: Single-Inverter Topology




## Part II: Dual-Inverter Topology



# Part I

## Single-Inverter (SI) Topology





# SI – Topology

## ■ Two-Stage Implementation

### ■ I. PFC Rectifier

- Boost-Type
- Totem-Pole with Unfolder Leg
- Three Interleaved HF Legs


### ■ Intermediate DC-Link

- **Electrolytic-Less**
  - Nominal: 650Vdc
  - Maximum: 800Vdc
- 1.2 kV SiC MOSFETs

### ■ II. Three-Phase Inverter

- Two-Level
- Voltage Source Inverter (VSI)

→ How to Control?




# SI – Control (1)

■ **Control Objectives:** PFC Operation, DC-Link Voltage and Average Speed Control

- Implemented in Cascaded Fashion
- Based on **Grid Power Feedforward** and Inner Current Control Loops


■ **Conventional Operation**

- Electrical Energy Storage  $C_{DC}$   $\Delta v_{DC} = \frac{P_0}{2\pi 2f_G} \frac{1}{\bar{v}_{DC} C_{DC}}$



■ **Proposed MPPB Operation**



- Mechanical Energy Storage  $J_M$   $\Delta \omega = \frac{P_0}{2\pi 2f_G} \frac{1}{\bar{\omega} J_M}$



→ MPPB Operation: Achieved by High-Level Control Scheme Modifications

## SI – Control (2)

- **Control Objectives:** PFC Operation, DC-Link Voltage and Average Speed Control
- Implemented in Cascaded Fashion
- Based on **Grid Power Feedforward** and **Inner Current Control Loops**



→ Verified by Circuit Simulation for  $C_{DC} = 60 \mu\text{F}$  - only  $8 \mu\text{F}/\text{kW}$

→ Voltage / Speed Ripple  $34V_{\text{pkpk}} / 120 \text{rpm}_{\text{pkpk}}$

# Performance Analysis



Source: Siemens

## SI – Comparative Phase Current Analysis

- Conventional System ( $i_{Md} = 0$  A)
  - Torque-Generating Current


$$i_{Mq} = I_{M0} = \frac{2P_0}{3V_P} \sim T_L$$

- Electrolytic-Less MPPB ( $i_{Md} = 0$  A)
  - Torque-Generating Current

$$i_{Mq} = I_{M0} [1 + \cos(4\pi f_G t)] \sim t_M$$


- dq-Transformation with  $\varepsilon = p\bar{\omega} t$

$$\begin{bmatrix} i_{Ma} \\ i_{Mb} \\ i_{Mc} \end{bmatrix} = \begin{bmatrix} \cos(\varepsilon) & \sin(\varepsilon) \\ \cos(\varepsilon - 2\pi/3) & \sin(\varepsilon - 2\pi/3) \\ \cos(\varepsilon + 2\pi/3) & \sin(\varepsilon + 2\pi/3) \end{bmatrix} \cdot \begin{bmatrix} i_{Md} \\ i_{Mq} \end{bmatrix}$$



- Superposition:  $i_{Ma} = -I_{M0} \left[ \sin(p\bar{\omega} t) + \frac{1}{2} \sin(p\bar{\omega} t + 4\pi f_G t) + \frac{1}{2} \sin(p\bar{\omega} t - 4\pi f_G t) \right]$
- Harmonic Components @  $p\bar{\omega}$ ,  $p\bar{\omega} + 4\pi f_G$  and  $p\bar{\omega} - 4\pi f_G$


### Comparison



Source: Siemens

## SI – Phase Conduction Losses


- Harmonic Components:  $p\bar{\omega}$ ,  $p\bar{\omega} + 4\pi f_G$  and  $p\bar{\omega} - 4\pi f_G$
- Standing Waves for  $p\bar{\omega} = 4\pi f_G$  (100Hz) and  $p\bar{\omega} = 2\pi f_G$  (50Hz)
- Similar to Startup
- Asymmetric Phase Stresses



- Total Conduction Losses Remain

→ Degree of Freedom: Number of Pole Pairs  $p$

→ Restricted Frequency Ranges



## SI – Performance Analysis: Motor and Inverter

### ■ M. Motor

- Conventional System  $P_{VM0} = P_{VMnl} + \frac{3}{2}R_s I_{M0}^2$
- **Electrolytic-Less MPPB**  $P_{VM} = P_{VMnl} + \frac{9}{4}R_s I_{M0}^2$
- Relative Loss Increase + 25 %

### ■ I. IGBT Inverter

$$P_{VI} = 3V_f I_{PHavg} + 3f_{Isw} k_1 I_{PHavg}$$

- No Additional Losses - High Total Losses

### ■ II. MOSFET Inverter with dv/dt-Limitation (Miller Capacitor)

$$P_{VI} = 3R_{on} I_{PHrms}^2 + 3f_{Isw} (k_0 + k_1 I_{PHavg})$$



- Relative Loss Increase + 17 %

### ■ III. MOSFET Inverter with LC-Output-Filter

$$P_{VI} = 3R_{on} I_{PHrms}^2 + 3f_{Isw} (k_0 + k_1 I_{PHavg} + k_2 I_{PHrms}^2)$$

- Relative Loss Increase + 25 %
- Peak Phase Current + 100 %

→ Implement and Verify Hardware Demonstrator




# Implementation and Verification






# SI – Implementation

## ■ Circuit Schematic




## ■ Losses:

**703 W ( 91.4% )**




## ■ Motor Integration in Three Layers



## ■ Volume:

**8.2 ltr. ( 0.91 kW/ltr. )**





→ Drive System Performance: 0.91 kW/ltr. and 91.4% @ 7.5 kW - IES2 Compliant

# SI – Hardware Demonstrator

- Motor-Integrated Electrolytic-Less 1Φ AC-Supplied VSD System
- Time-Domain Waveforms at Nominal Operating Point
- Verification on Motor Test Bench (Specifically Developed)





- Demonstrator Matches Expected System Behavior
- Verify Design Models



# SI – Design Models



## Loss Model

- Conventional System 600 W (92.6%)
- Electrolytic-Less MPPB 703 W (91.4%)**
- Drive System Efficiency >90% for  $P_0 > 5$  kW



## EMI-Model


- CISPR 11 / Class A
- DM-Noise: PFC Rectifier @ 144 kHz
- CM-Noise: Inverter @ 168 kHz



→ In-Depth Model Verification - 103 W of Additional Losses to Eliminate 1 ltr. of Electrolytic Capacitors

# SI – DC-Link Voltage Ripple



- LF DC-Link Voltage Fluctuations: 35 V
  - Caused by Disturbances





- DC-Link Voltage Ripple matches Simulation
  - Increase  $C_{DC} = 60 \mu\text{F}$
  - Increase  $f_{sw} = 24 \text{ kHz}$
- Efficiency, Power Density or Cost Penalty

→ Analyze Grid Interruption Sustainability


- Delay Time Reduction: 23 V
  - Improve Controller Bandwidth



- Feedforward Term: 10 V
  - Counteract Motor Magnetization Power




# Current Source Based System



# SI – Current DC-Link: Topology

## ■ Monolithic Bidirectional GaN Transistor




## ■ Two-Stage Implementation

- Current DC-Link
- 1AC PFC Current Source Rectifier (CSR)
- Three-Phase Current Source Inverter (CSI)

## ■ Specifications

- 1AC: 230V/50Hz
- Motor: 2.5kW @ 300rad/s

→ How to Control?




## SI – Current DC-Link: Control (1)

### ■ Control Objectives: PFC Operation, DC-Link Current and Average Speed Control

- Implemented in Cascaded Fashion
- Based on **Grid Power Feedforward** and Inner Current Control Loops


### ■ Conventional CSI Operation

- Electrical Energy Storage  $L_{DC}$



### ■ Proposed MPPB CSI Operation



- Mechanical Energy Storage  $J_M$



→ MPPB CSI Operation: Achieved by High-Level Control Scheme Modifications

## SI – Current DC-Link: Control (2)

- **Control Objectives:** PFC Operation, DC-Link Current and Average Speed Control
- Implemented in Cascaded Fashion
- Based on **Grid Power Feedforward** and Inner Current Control Loops




→ MPPB Concept Enables CSI for 1AC Supplied Drives:  $L_{DC} = 1\text{mH}$  - only  $0.4\text{ mH/kW}$

(Conventional Operation Requires Unrealistic 700mH)



## Part II

# Dual-Inverter (DI) Topology



# DI – Topology

## Dual-Inverter Implementation

### Avoids Boost Stage



- No Boost Inductor
- No HF Bridge-Legs
- Power Buffer Required

### Apply MPPB Concept

- Electrolytic-Less

### Implementation Effort

- Diodes
- IGBT Six-Pack Modules
- Film Capacitors
- OEW PMSM




→ Investigate Operation to Ensure  $p_2(t) = 0 \text{ W}$

## DI – Operation

■ Ensure  $p_2(t) = \underline{v}_2 \cdot \underline{i}_M = 0 \text{ W}$  (Space Vector Representation)

■ Case I:  $V_P < v_{1\max}(t) = 0.5 |v_G(t)|$

• Ensure  $v_2 = 0 \text{ V}$  and  $\underline{v}_1 = j V_P$




- VSI 2 Provides No Voltage
- Zero d-Current Component

→ Performance Analysis

■ Case II:  $V_P \geq v_{1\max}(t) = 0.5 |v_G(t)|$

• Ensure  $\underline{v}_2 \perp \underline{i}_M$  and  $\underline{v}_1 = j V_P - \underline{v}_2$



→ Select  $|\underline{v}_1| = v_{1\max}$  and  $\underline{v}_1 \parallel \underline{i}_M$


- VSI 2 Provides Required Voltage Difference but No Active Power
- Non-Zero d-Current Component

# DI – Phase Current Stress

For  $V_{Gmin} = 360V_{rms}$


## ■ Implementation With Electrolytic Capacitors

- For  $V_p = V_0 = 125V$  - Grid Voltage Limit
- $I_{PHrms} = 33A$




## ■ Electrolytic-Less MPPB Implementation

- For  $V_p = V_0 = 125V$
- $I_{PHrms} = 41A$



## ■ Electrolytic-Less MPPB Implementation

- For  $V_p = 2V_0 = 250V$
- $I_{PHrms} = 24A$



## DI – Performance Evaluation

- Degree of Freedom: Motor Voltage  $V_p$
- Influence on
  - Secondary DC-Link Voltage  $V_{DC2}$
  - Phase Current Stress  $I_{PHrms}$

### ■ Performance Indices



- Conduction Losses

$$\rho_{avg} = \sum_k (I_{Davg,k} + I_{Tavg,k})$$

$$\rho_{rms} = \sum_k (I_{Drms,k}^2 + I_{Trms,k}^2)$$

- Switching Losses

$$\zeta = \sum_k \langle v_{T,k} + i_{T,k} \rangle_{T_G}$$



### ■ System Specifications

- Mech. Output Power 7.5 kW
- Mech. Speed 3700 rpm
- Grid Voltage 360...480Vrms
- Grid Frequency 50 Hz
- Switching Frequency 16 kHz



### ■ Normalized to State-of-the-Art (with Electrolytic Capacitor)

- **AVG Conduction Losses: -45%**
- **RMS Conduction Losses: -45%**
- **Switching Losses: -15%**

→ Semiconductor Loss Reduction up to 30% @  $V_p = 2V_0$

# DI – Control

- **Control Objectives:** PFC Operation, DC-Link Voltage and Average Speed Control
- Implemented in Cascaded Fashion
- Based on **Grid Power Feedforward** and **Voltage Division**






→ Verified by Circuit Simulation for  $C_{DC2} = 50 \mu F$  - only  $6.7 \mu F/kW$

# Results & Conclusions



## Part I: Single-Inverter Topology

- **MPPB Concept**
  - Elim. Electrolytic Capacitors in 1Φ AC-Supplied VSD Systems
  - Performance Analysis: Motor and Inverter
- **Motor-Integrated Hardware Demonstrator**
  - Achieving  $8 \mu\text{F}/\text{kW}$  within the DC-Link
  - Drive System Perf.: 0.91 kW/ltr. and 91.4% @ 7.5 kW
  - In-Depth Validation
- **Current-Source Based System**
  - Monolithic Bidirectional GaN Transistor
  - Protection of Motor Winding System



## Part II: Dual-Inverter Topology

- **Dual-Inverter Employing the MPPB Concept**
  - Low Effort Implementation
  - Analysis of Operation and Control Structure
  - Semiconductor Loss Reduction of up 30%



**Thank You!**

November 9th, 2023

