© 2013 IEEE

Proceedings of the 28th Applied Power Electronics Conference and Exposition (APEC 2013), Long Beach, California, USA, March 17-21, 2013

A 4.6 W/mm2 Power Density 86% Efficiency On-Chip Switched Capacitor DC-DC Converter in 32nm SOI CMOS

T. Andersen, F. Krismer, J. W. Kolar, T. Toifl, C. Menolfi, L. Kull, T. Morf, M. Kossel, M. Brändli, P. Buchmann, P. Francese

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.



A 4.6 W/mm² Power Density 86% Efficiency On-Chip Switched Capacitor DC-DC Converter in 32 nm SOI CMOS

Toke M. Andersen*[†], Florian Krismer*, Johann W. Kolar*, Thomas Toifl[†], Christian Menolfi[†], Lukas Kull[†],

Thomas Morf[†], Marcel Kossel[†], Matthias Brändli[†], Peter Buchmann[†], Pier Andrea Francese[†],

* Power Electronic Systems Laboratory, ETH Zurich, Zurich, Switzerland

[†] IBM Research Zurich, Rüschlikon, Switzerland

Abstract—The future trends in microprocessor supply current requirements represent a bottleneck for next generation highperformance microprocessors since the number of supply pins will constitute an increasingly larger fraction of the total number of package pins available. This leaves few pins available for signaling. On-chip power conversion is a means to overcome this limitation by increasing the input voltage - thereby reducing the input current - and performing the final power conversion on the chip itself. This paper details the design and implementation of on-chip switched capacitor converters in deep submicron technologies. High capacitance density deep trench capacitors with a low parasitic bottom plate capacitor ratio available in the technology facilitate high power density and efficiency in on-chip switched capacitor converter implementations. The measured performance of a 2:1 voltage conversion ratio onchip switched capacitor converter implemented in 32 nm SOI CMOS technology with 1.8 V input voltage results in a power density of $4.6 \,\mathrm{W/mm^2}$ at 86% efficiency when operated at a switching frequency of 100 MHz.

I. INTRODUCTION

Package pins in modern high-performance microprocessors are distributed between signal pins and supply pins. According to the 2011 International Technology Roadmap for Semiconductors (ITRS) [1], 50% of the total package pins in high-performance microprocessors are utilized as supply pins (power and ground). The percentage is 66.7% for highvolume microprocessors. Hence, only less than half of the total package pins are used for signals. The maximum allowable current per pin determines the required number of supply pins based on the microprocessor power specification.

The ITRS predicts that the supply voltage for highperformance microprocessors will decrease as shown in Fig. 1, however, the predicted power density is expected to remain close to constant, revealing an expected increase in supply current. In [2], a survey of 30 years of microprocessor history concludes that if future microprocessors continue to follow the historical trends identified in [2], the number of supply pins will constitute an increasingly larger fraction of the total package pins available with increasing supply current as shown in Fig. 2.

Implementing on-chip dc-dc power conversion in nextgeneration microprocessor architectures is a way to decrease the number of supply pins required. Since an increased input



Fig. 1. The decreasing supply voltage and close to constant power density in high-performance microprocessors as predicted by the ITRS suggest an expected supply current increase.



Fig. 2. Projections of power pin allocation over supply current resulting from a survey of 30 years of published microprocessor architectures [2]. Increasing supply currents stemming from the continuation of technology downscaling in combination with more cores added in multicore microprocessors represents a bottleneck in signal pin availability in next-generation microprocessors. (This figure is adapted from [2] with permission from its author.)

voltage leads to reduced input current for the same power specification, the bottleneck depicted in Fig. 2 can be drastically reduced. The primary design target, besides high efficiency, is to achieve a high power density to exploit the advantages of on-chip power conversion with a relatively low increase of silicon estate. On-chip power conversion may furthermore be an enabler for high granularity power distribution in multicore processors with per-core regulation [3, 4] and for 3D System On Chip (SOC) integration for More-than-Moore systems [5, 6].

Switched capacitor (SC) converters have become popular for on-chip power conversion since no inductors, which onchip are large and difficult to manufacture with sufficiently low losses, are required [7–13]. Using only switches and capacitors available in the technology, SC converters have the potential to meet the strict power density and efficiency requirements set by the microprocessor power specification.

This paper presents the design and evaluation of a 2:1 voltage ratio down conversion on-chip switched capacitor converter implemented in 32 nm SOI CMOS technology. The main results and contributions described in the paper are:

- Design and implementation of an extremely high power density on-chip SC converter. The high power density is mainly achieved through the use of high capacitance density deep trench capacitors available in the technology.
- High efficiency power conversion, which is achieved from the small parasitic bottom plate capacitor of the deep trench capacitor as well as using the technology's fast transistors, which have low specific on-state resistance (conduction losses) and specific gate charge (gate driver losses) product.
- Implementation of a simple charge recycling circuit that reduces the losses associated with the bottom plate capacitor to give a slight improvement in efficiency at very low chip area cost.

Section II presents the circuit analysis of the 2:1 SC converter to determine the design parameters based on the power specification. Section III describes the implemented building blocks including the SC power stage, stacked voltage domain gate driver, and charge recycling circuit. Experimental results of the implemented converter are presented in Section IV, where also regulation capabilities of SC converters are discussed. The measured power density is more than a factor of two higher than what has been presented in prior art.

II. 2:1 SWITCHED CAPACITOR CONVERTER ANALYSIS

In this section, an analysis of the SC converter power stage depicted in Fig. 3 is performed to determine the design parameters required to fulfill a given power specification. The power stage consists of a flying capacitor C and four switches with on-state resistances $R_{\rm on}$. The output consists of a decoupling capacitor $C_{\rm load}$ in parallel with the load resistor $R_{\rm load}$. In the following analysis, $C_{\rm load}$ is assumed to be infinite to ensure a constant output voltage.

In steady state, the flying capacitor is switched with 50% duty cycle between a) the charging phase, where the flying capacitor is in series between the input and the output (switches S_1 and S_3 are on), and b) the discharging phase, where the flying capacitor is in parallel with the output (switches S_2 and S_4 are on). Disregarding the parasitic resistances ($R_{\rm on} = R_{\rm C} = 0 \Omega$) and assuming the flying capacitor



Fig. 3. Basic 2:1 down conversion voltage ratio switched capacitor converter power stage and load. The parasitic on-state resistances $R_{\rm on}$ of the switches and the equivalent series resistance $R_{\rm C}$ of the flying capacitor are included.



Fig. 4. Steady state voltage of the flying capacitor voltage $v_C(t)$. The voltage difference Δv_C is used to determine the charge delivered to the output load per switching period $T_{\rm sw}$. Switches S_1 and S_3 are conducting in the charging phase, and switches S_2 and S_4 are conducting in the discharging phase.

voltage to be $v_C(t) = V_{out}$, the ideal voltage conversion ratio of this SC converter is 2:1 [8]. When the parasitic resistances are included, two periods of the steady state capacitor voltage $v_C(t)$ are depicted in Fig. 4. In the charging phase, the capacitor charges towards $V_{in} - V_{out}$, and in the discharging phase, the capacitor discharges towards V_{out} . The voltages $V_{C,max}$ and $V_{C,min}$ denote the actual voltages that the capacitor charges or discharges to, respectively, within one switching period $T_{sw} = 1/f_{sw}$, where f_{sw} is the switching frequency.

Using the standard charging behavior of a capacitor, the equations for $V_{C,\max}$ and $V_{C,\min}$ in the charging and discharging phases, respectively, shown in Fig. 4 become

$$V_{C,\max} = V_{\rm in} - V_{\rm out} + (V_{C,\min} - V_{\rm in} + V_{\rm out})e^{-1/(2f_{\rm sw}R_{\rm eq}C)}, (1)$$

$$V_{C,\min} = V_{\rm out} + (V_{C,\max} - V_{\rm out})e^{-1/(2f_{\rm sw}R_{\rm eq}C)}, (2)$$

where

$$R_{\rm eq} = 2R_{\rm on} + R_C + R_{\rm wiring} \tag{3}$$

denotes the total resistance in series with the flying capacitor, with R_C being the equivalent series resistor of the flying

capacitor, and R_{wiring} representing any wiring resistances stemming from the layout. R_{eq} is assumed to be equal in both switching phases.

Solving (1) and (2) for $V_{C,\text{max}}$ and $V_{C,\text{min}}$, the capacitor voltage difference Δv_C can be found to be

$$\Delta v_C = V_{C,\max} - V_{C,\min} = (V_{\rm in} - 2V_{\rm out}) k, \qquad (4)$$

where

$$k = \frac{1 - e^{-1/(2f_{\rm sw}R_{\rm eq}C)}}{1 + e^{-1/(2f_{\rm sw}R_{\rm eq}C)}}.$$
(5)

The flying capacitor delivers an equal amount of charge $C\Delta v_C$ to the output in each switching phase, so the total charge delivered per switching period is

$$Q_{\rm tot} = 2C\Delta v_C,\tag{6}$$

hence the output current becomes

$$I_{\text{out}} = Q_{\text{tot}} f_{\text{sw}} = 2C \left(V_{\text{in}} - 2V_{\text{out}} \right) k f_{\text{sw}}.$$
 (7)

In the following, the above equation for the output current is used to determine the design parameters to fulfill a given power specification.

A. Switched Capacitor Converter Loss Components

The main SC converter power losses are conduction losses from charging and discharging the flying capacitor, and switching losses from the parasitic bottom plate capacitor, the transistor parasitic gate-source and drain-source capacitances, and the gate driver.

1) Conduction Losses: The charging and discharging of the flying capacitor through R_{eq} is a lossy operation that results in conduction losses, which are included in the output current analysis above by the exponential terms in k from (5). Due to current balance of the flying capacitor, the output current is $I_{out} = 2I_{in}$, and the resulting converter efficiency becomes

$$\eta = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{V_{\text{out}}I_{\text{out}}}{V_{\text{in}}I_{\text{in}}} = \frac{2V_{\text{out}}}{V_{\text{in}}}.$$
(8)

Hence, (8) shows that the efficiency when including conduction losses is given by the input and output voltage specifications only.

In the un-loaded case, i.e. $I_{out} = 0$ A, the output voltage is half the input voltage, however, the output voltage is less than half the input voltage when loaded due to conduction losses [14]. For fixed input voltage, the efficiency in (8) is seen to drop linearly with decreasing output voltage, hence the output voltage specification directly determines the conduction losses.

2) Switching Losses: One of the main contributors to switching losses stems from the flying capacitor's parasitic bottom plate capacitor, which is always referenced to ground. The bottom plate capacitance to main capacitance ratio, which is used to characterize bottom plate capacitor losses, depends heavily on the on-chip capacitor solutions available in the technology. As described in the next section, the SC converter presented in this paper includes a charge recycling circuit to reduce the parasitic bottom plate capacitor losses.



Fig. 5. Required capacitance of the flying capacitor versus total series resistance for a power specification of $V_{\rm in} = 1.8 \text{ V}$, $V_{\rm out} = 825 \text{ mV}$, and $I_{\rm out} = 20 \text{ mA}$, evaluated at different switching frequencies.

Another switching loss stems from the parasitic drain-source capacitors of the transistors in the SC converter power stage. Assuming a constant output voltage, all transistors $S_1 - S_4$ have one terminal connected to a constant voltage potential (either $V_{\rm in}$, $V_{\rm out}$, or ground). Hence in an ac analysis where constant voltage potentials are ac ground, each drain-source capacitor is effectively in parallel with the flying capacitor's parasitic bottom plate capacitance. The drain-source capacitor power loss may therefore be directly included in the bottom plate capacitor power loss; note however that the drain-source capacitance is usually significantly smaller than the parasitic bottom plate capacitance.

The gate driver, which is discussed in the next section, also introduces switching losses, which are mainly due to driving the transistor's parasitic gate-source capacitances. Also, losses in the clock generation building blocks contribute to the gate driver switching losses.

B. Nominal Switched Capacitor Converter Design

Inspection of the output current from (7) (together with (5)) shows that for a power specification containing $V_{\rm in}$, $V_{\rm out}$, and $I_{\rm out}$, the design parameters are C, $R_{\rm eq}$, and $f_{\rm sw}$. In the following, the design parameters will be determined based on a power specification of $V_{\rm in} = 1.8 \text{ V}$, $V_{\rm out} = 825 \text{ mV}$, and $I_{\rm out} = 20 \text{ mA}$. With this power specification, the resulting efficiency including conduction losses is from (8) determined to be 91.7%. Of course, switching losses will result in an overall converter efficiency below this value.

Using (7), Fig. 5 shows the capacitance required to fulfill the power specification over a feasible range of $R_{\rm eq}$ for different switching frequencies. The choice of C is seen to be highly dependent on $f_{\rm sw}$, but only slightly dependent on $R_{\rm eq}$. The switching frequency will therefore be chosen based on a trade-off between low capacitance, which is proportional to the capacitor chip area and therefore influences the power density, and low switching losses, which influence the converter's overall efficiency. Based on this trade-off, $f_{\rm sw} = 100$ MHz is chosen for the nominal design point.

Having chosen the switching frequency, the range of suitable capacitance values using Fig. 5 is narrowed, but the final capacitance still depends on R_{eq} . With C almost fixed, the equivalent series resistance of the flying capacitor R_C is also almost fixed. The wiring resistance $R_{\rm wiring}$ is minimized through an optimal layout, so the main design parameter in $R_{\rm eq}$ is the on-state resistance $R_{\rm on}$ of the transistors. The onstate resistance may - as the switching frequency - be chosen as a trade-off between power density and efficiency: the onstate resistance is inversely proportional to transistor area, thereby influencing the power density, but the gate-source and drain-source capacitances (switching losses) are proportional to transistor area, thereby influencing the efficiency. The R_{eq} used in the nominal design point was chosen based on a series of simulations and layout considerations. As a result thereof, $R_{\rm eq} = 2\,\Omega$ was found to be a good trade-off between power density and efficiency for this power specification.

With $f_{\rm sw} = 100 \,{\rm MHz}$ and $R_{\rm eq} = 2 \,\Omega$, the required capacitance for this design is $C = 705 \,{\rm pF}$; this selection of design parameters is shown in gray in Fig. 5. Simulation results of this design point using hardware-correlated models shows that conduction losses constitute 66%, bottom plate capacitor losses 20%, and gate driver losses 14% of the total losses.

III. DESIGN AND IMPLEMENTATION

This section discusses the design and implementation of the 2:1 SC converter integrated in a 32 nm SOI CMOS technology. This particular technology includes the deep trench capacitor [15], which has much larger capacitance density and much lower relative parasitic bottom plate capacitance compared to other on-chip capacitor solutions, e.g. transistor-based or metal-insulator-metal capacitors. In [7], the use of deep trench capacitors in an on-chip SC converter implemented in a 45 nm SOI CMOS technology is seen to result in high power density (2.19 W/mm²) and efficiency (90%).

The complete circuit schematic of the implemented on-chip SC converter is depicted in Fig. 6. The SC converter power stage is split into power stages, SC1 and SC2, to facilitate the charge recycling circuit. Another advantage of the split power stage is that current is drawn from the input supply in both switching phases, and not only in the charging phase which is the case with a single power stage; this reduces the input current ripple by a factor of 2.

A. Stacked Voltage Domain Gate Driver

The breakdown voltage of the transistors in the 32 nm technology is lower than the high input voltage. Hence, the gate driver, which generates the clock signal for the power transistors $S_1 - S_4$, has to be designed in such a way that no single transistor is exposed to more than $V_{\rm in}/2$. Therefore, the gate driver in Fig. 6 employs a stacked voltage domain, where the upper voltage domain driving S_1 and S_2 is supplied between $V_{\rm in}$ and $V_{\rm d}$ and the lower voltage domain driving S_3 and S_4 is supplied between $V_{\rm d}$ and gnd.

The input clock clk_{in} is supplied externally in the lower voltage domain. Therefore, the level shifter circuit is implemented to shift the input clock to the upper voltage domain. In each voltage domain, the clock signal is passed through a latch with built-in delay (non-overlapping clock) to generate a deadtime interval between the clock edges to avoid shoot-through currents in the power transistors. In the delay unit, the number of logic inverters (buffers) determines the duration of the deadtime interval. In this design, the deadtime is designed to match the requirements of the charge recycling circuit discussed in the next subsection. Tapered buffers are inserted after the deadtime circuits to provide sufficient drive strength to turn on and off the power transistors $S_1 - S_4$.

In this design, the middle supply potential $V_{\rm d}$ is sustained between two decoupling capacitors in series from V_{in} to gnd. This setup provides safe start-up of the stacked voltage domains as $V_{\rm d}$ will follow $V_{\rm in}/2$ during ramp-up of the input voltage. However, an issue occurs if the converter is operated at low output voltages, which is the case for high load and/or low switching frequency operation. The nmos type power transistor S_2 , with its source terminal connected to V_{out} , will in that case have a non-zero gate-source voltage when turned off, and will therefore conduct current in both switching phases. This behavior is evident from the low output voltage measurement points presented in the next section. A potential solution would be to connect $V_{\rm d}$ to $V_{\rm out}$, but then special care has to be taken to ensure start-up of the stacked voltage domains. Regardless of V_d implementation, safe start-up of the stacked voltage domains is crucial, since failure to do so will expose some transistors to the full input voltage, thereby causing breakdown of the exposed transistors and destroying the converter.

B. Charge Recycling

The parasitic bottom plate capacitors C_{bp1} and C_{bp2} shown in gray in Fig. 6 are the main contributors to switching losses as discussed in Sec. II-A. Therefore, a charge recycling circuit that reduces the bottom plate capacitor power loss is implemented, as shown in Fig. 6. By the end of SC1's charging phase, C_{bp1} is charged to V_{out} and C_{bp2} is discharged. During the following deadtime interval, the charge recycling transistor S_{cr} is turned on, and charge from C_{bp1} is recycled to C_{bp2} . When SC2's charging phase (SC1's discharging phase) begins, it will require less energy to charge C_{bp2} to V_{out} and less energy is lost when C_{bp1} is discharged to ground. In the next deadtime interval, which occurs after SC2's charging phase, charge is recycled from C_{bp2} to C_{bp1} .

Fig. 7 shows the simulated efficiency improvement obtained with the charge recycling circuit. Since bottom plate capacitor losses do not depend on the absolute output power, the efficiency improvement is most noticeable at low output power, whereas the improvement is smaller at high output power. Still, the use of the charge recycling circuit is suggested since the efficiency increase comes at very low chip area cost (see layout in Fig. 8).



Fig. 6. Complete circuit diagram showing the two switched capacitor power stages, SC1 and SC2, that enable the implementation of the charge recycling circuit. The parasitic bottom plate capacitors of each power stage, C_{bp1} and C_{bp2} , are shown in gray. The gate driver is designed in a stacked voltage domain since the input voltage is higher than the breakdown voltage of the transistors in the technology. It consists of a level shifter that shifts the input clock clk_{in} from the lower voltage domain between V_d and gnd to the upper voltage domain between V_{in} and V_d and two identical non-overlapping clock circuits that generate the deadtime interval in each voltage domain.



Fig. 7. Simulated effect of the charge recycling circuit on efficiency over output power for different switching frequencies. The charge recycling event occurs during the deadtime interval when transistor $S_{\rm cr}$ is turned on.

C. Converter Layout

A chip photo of the implemented SC converter with magnified layout view is shown in Fig. 8. The converter is laid out in a symmetrical fashion which is compatible with the possibility of paralleling and / or interleaving several SC converter units to supply higher output power and / or lower the inherent output voltage ripple. From simulations, the total capacitance of both flying capacitors is estimated to be $C \approx 690 \text{ pF}$, and the total series resistance is estimated to be $R_{eq} \approx 2 \Omega$ in typical conditions. The total active chip area, which includes the gate driver and the charge recycling circuit, is 0.00344 mm^2 . The flying capacitor accounts for 65%, the power switches



Fig. 8. Chip photo with magnified layout view of the implemented 2:1 switched capacitor converter. The input clock and ground pads are not shown. The total active converter area is 0.00344 mm^2 .

for 26%, and the gate driver for 9% of the total converter area.

IV. EXPERIMENTAL RESULTS

This section discusses the measurement results of the onchip SC converter and shows the high power density and efficiency achieved by using the deep trench capacitors available in the 32 nm SOI CMOS technology. The measurements are performed on the unpackaged wafer die using GBB PicoProbes. The input and output currents are measured using Keithley 2400 series Sourcemeters, and the on-chip input and output voltages are measured on Kelvin contacts using an Agilent 34970 Data Acquisition / Switch Unit. The load resistor is connected externally to the chip. Since there is no on-chip output decoupling capacitor in this design, the output decoupling is also connected externally to the chip, and a larger than required capacitance of 33 nF is added to the measurement setup to ensure a negligible output voltage



Fig. 9. Measured performance showing (a) output current, (b) output voltage, (c) efficiency, and (d) power density versus switching frequency for different load resistors. The measurements are performed with $V_{\rm in} = 1.8$ V. The nominal design point, which corresponds to the 43 Ω measurement series at 100 MHz, is marked in gray; the achieved performance is $I_{\rm out} = 19.1$ mA, $V_{\rm out} = 836$ mV, $\eta = 86\%$, and $\rho = 4.6$ W/mm².

ripple. This enables a good characterization of the on-chip SC converter performance. However, it should be noted that the required output decoupling capacitance can be drastically lowered, or even omitted, by employing interleaving as is shown in [9–12]; this is also the course that will be followed by the authors of this paper in future on-chip converter designs. For this reason, the output decoupling capacitor is not included in the power density measurements.

Fig. 9 shows the measured output current, output voltage, efficiency η , and power density ρ . The converter has been designed for the power specification discussed in Sec. II-B, and this corresponds to the $R_{\text{load}} = 43 \,\Omega$ measurement series at $f_{\text{sw}} = 100 \,\text{MHz}$. As seen in gray in Fig. 9, the performance achieved is $I_{\text{out}} = 19.1 \,\text{mA}$, $V_{\text{out}} = 836 \,\text{mV}$, $\eta = 86\%$, and $\rho = 4.6 \,\text{W/mm}^2$. Furthermore, measurement series for different load levels are presented in Fig. 9 to thoroughly characterize the converter's performance over load and frequency.

The decrease in output voltage and efficiency shown in

Figs. 9(b) and 9(c) at low frequencies is a typical characteristic of SC converters [8, 9]. The deviation to the slope at output voltages below 700 mV is due to the stacked voltage domain middle potential $V_{\rm d} \approx 900$ mV, which results in a non-zero gate-source voltage for transistor S_2 when turned off, as discussed in Sec. III-A; however, operating the converter at such low output voltages results in efficiencies below 70% and is included here for completeness of the converter characterization only. Above a certain switching frequency, the output current remains constant as seen in Fig. 9(a), and increasing the switching frequency further will only bring higher switching losses, as can be seen in the efficiency measurements in Fig. 9(c).

A. Regulation Capabilities

SC converters are often referred to as fixed conversion ratio converters, where the conversion ratio is determined by the SC converter topology. Conceptually, any rational conversion ratio may be designed using a large number of switches and flying



Fig. 10. Measured output current regulation capability by frequency modulation shown for three fixed output voltages. The input voltage is $V_{\rm in}=1.8\,\rm V.$

capacitors [16], and output regulation could be achieved by changing between the different conversion ratio configurations. For on-chip SC converters, implementing a large number of flying capacitors is usually impractical because of the high bottom plate capacitor losses. However, even with the simple 2:1 converter considered here, regulation of the output voltage and current is possible.

Within the frequency and load ranges included in the measurement series, a fixed output voltage may be sustained by modulating the switching frequency as shown in Fig. 10. Possible implementations to perform this regulation task is a current starved voltage controlled oscillator (VCO), where the oscillation frequency depends on the output voltage [12], or hysteretic boundary control, where a clocked comparator triggers the next clock event whenever the output voltage is below the reference voltage [8].

The measured power density and efficiency over output voltage at $f_{sw} = 100 \text{ MHz}$ are shown in Fig. 11. The efficiency is at the maximum at $V_{out} = 836 \text{ mV}$, which is below the unloaded output voltage of 900 mV. Operating the converter at voltages below 836 mV results in a decreasing efficiency, but at the same time an increasing power density. Hence the trade-off between efficiency and power density when operating SC converters is visible; this trade-off is further highlighted in the following subsection.

B. Cooling requirements

For each measurement point in Fig. 9, the corresponding efficiency and power density has been mapped to the $\eta - \alpha$ plane. The envelope resulting from the highest achieved efficiency per power density is shown in Fig. 12 for three different input voltages. This serves to illustrate the entire operating of the converter. It also shows what efficiency can be achieved for a given power density, and furthermore highlights the trade-off between achievable efficiency and power density, e.g. a power density of more than 10 W/mm^2 for $V_{\text{in}} = 1.8 \text{ V}$ is achievable, but the corresponding maximum efficiency is below 75%. It is seen in Fig. 12 that the maximum efficiency



Fig. 11. Power density and efficiency over output voltage measured with different loads. The switching frequency is $100\,\rm MHz$ and the input voltage is $V_{\rm in}=1.8\,\rm V.$



Fig. 12. Envelope of the highest efficiency per power density measured with different input voltages. The minimum efficiency required to fulfill cooling requirements are superimposed for three different cooling power densities illustrating that cooling must be taken into account for high power density on-chip SC converters.

is independent of input voltage, whereas the maximum power density increases with input voltage.

Cooling requirements become an issue for very high power density designs since the power loss density will also be high. This becomes even more profound for the high power density measurement points in Fig. 12 where the efficiency is low. The converter's minimum efficiency η_{\min} can be expressed in terms of the cooling power density $\rho_{cool} = P_{loss}/A$, that can be effectively cooled by the chosen cooling technology:

$$\eta_{\min} = \frac{P_{\text{out}}}{P_{\text{out}} + P_{\text{loss}}} = \frac{P_{\text{out}}/A}{P_{\text{out}}/A + P_{\text{loss}}/A} = \frac{\rho}{\rho + \rho_{\text{cool}}}, \quad (9)$$

where P_{loss} is the total power loss and A is the converter area. The minimum efficiency requirements for three different cooling power densities have been included in gray in Fig. 12. It is seen that a cooling power density of minimum 5 W/mm² is required to operate the converter at the complete maximum efficiency per power density envelope. If the cooling power

TABLE I

Comparison of the work presented in this paper to previously published work on on-chip switched capacitor converters showing the benefit of deep trench capacitors and submicron technology converter implementations.

Reference	[10]	[11]	[7]	This work
Technology	90 nm bulk	32 nm SOI	45 nm SOI	32 nm SOI
Voltage ratio	2:1	2:1, 3:1, 3:2	2:1	2:1
Input voltage	2.4 V	2 V	2 V	1.8 V
Output voltage	1 V	0.88 V	0.95 V	0.836 V
Output power	1650 mW	208 mW	2.6 mW	15.6 mW
Capacitor technology	MOS capacitor	MOS capacitor	Deep trench	Deep trench
Interleaving / Decoupling	21x interleaved	32x interleaved	External decoupling	External decoupling
Charge recycling	Yes	No	No	Yes
Efficiency	69%	81% (2:1)	90%	86%
Power density	0.77 W/mm ²	0.55 W/mm ²	2.19 W/mm ²	4.60 W/mm ²

density is below 5 W/mm^2 , the converter's allowed operating region must be limited accordingly. From [17], a cooling power density of more than 7 W/mm^2 can be achieved using ultrathin manifold microchannel heat sinks.

C. Comparison to Other Work

In Tab. I, the results presented in this paper are compared to previously published results on on-chip SC converters focusing on power density. The high power density and efficiency achievable when using deep trench capacitors are clearly visible from this work and from [7]. This work is implemented in a 32 nm technology node compared to 45 nm in [7], hence the capacitance density of the deep trench capacitor is higher, and a higher power density is expected. From Tab. I, the power density achieved in this design is more than a factor of two higher than previously reported on-chip SC converter designs.

V. CONCLUSION

In this paper, a 2:1 voltage conversion ratio on-chip switched capacitor converter is designed to overcome the bottleneck of increased power pin requirements in nextgeneration high-performance microprocessors. For a given power specification, the design parameters are determined from an analytical analysis of the steady state capacitor voltage. The complete circuit schematic of the implemented on-chip switched capacitor converter including the power stage and the gate driver building blocks is discussed. A charge recycling circuit is implemented to reduce the power loss associated with the flying capacitor's parasitic bottom plate capacitor.

The designed converter is implemented in a 32 nm SOI CMOS technology that features very high capacitance density deep trench capacitors. Measurements of the implemented on-chip switched capacitor converter with $V_{\rm in} = 1.8 \,\mathrm{V}$ and $f_{\rm sw} = 100 \,\mathrm{MHz}$ results in $V_{\rm out} = 836 \,\mathrm{mV}$ and $I_{\rm out} = 19.1 \,\mathrm{mA}$; the power density is $4.6 \,\mathrm{W/mm^2}$ and the efficiency is 86%. This power density is more than a factor of two higher compared to prior art.

REFERENCES

- "International technology roadmap for semiconductors," 2011. [Online]. Available: www.itrs.net
- [2] P. Stanley-Marbell, V. C. Cabezas, and R. P. Luijten, "Pinned to the walls – impact of packaging and application properties on the memory and power walls," in *Proc. of the IEEE Int. Symp. on Low Power Electronics* and Design (ISLPED), Fukuoka, Japan, Aug. 2011, pp. 51–56.
- [3] L. Chang, D. J. Frank, R. K. Montoye, S. J. Koester, B. L. Ji, P. W. Coteus, R. H. Dennard, and W. Haensch, "Practical strategies for power-efficient computing technologies," in *Proc. of the IEEE*, vol. 98, no. 2, Feb. 2010, pp. 215–236.
- [4] P. Zhou, D. Jiao, C. H. Kim, and S. S. Sapatnekar, "Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network," in *Proc. of the IEEE Custom Integrated Circuits Conference (CICC)*, San Jose, CA, Sep. 2011, pp. 1–4.
- [5] G. Schrom, P. Hazucha, J.-H. Hahn, V. Kursun, D. Gardner, S. Narendra, T. Karnik, and V. De, "Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation," in *Proc.* of the IEEE Int. Symp. on Low Power Electronics and Design (ISLPED), Newport, CA, Aug. 2004, pp. 263–268.
- [6] "More-than-Moore white paper," 2010. [Online]. Available: www.itrs. net/Links/2010ITRS/IRC-ITRS-MtM-v2%203.pdf
- [7] L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz, and R. H. Dennard, "A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm²," in *Proc. of the IEEE Symp. on VLSI Circuits (VLSIC)*, Honolulu, Hawaii, Jun. 2010, pp. 55–56.
- [8] M. D. Seeman, "A design methodology for switched-capacitor DC-DC converters," Ph.D. dissertation, University of California at Berkeley, 2009.
- [9] Y. K. Ramadass, "Energy processing circuits for low-power applications," Ph.D. dissertation, Massachusetts Institute of Technology, 2009.
- [10] H. Meyvaert, T. Van Breussegem, and M. Steyaert, "A 1.65 W fully integrated 90nm bulk CMOS intrinsic charge recycling capacitive DC-DC converter: Design & techniques for high power density," in *Proc. of the IEEE Energy Conversion Congress and Exposition (ECCE)*, Phoenix, AZ, USA, Sep. 2011, pp. 3234–3241.
- [11] H.-P. Le, M. Seeman, S. R. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm² at 81% efficiency," in *Proc. of the IEEE Int. Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, USA, Feb. 2010, pp. 210–211.
- [12] T. V. Breussegem and M. Steyaert, "A 82% efficiency 0.5% ripple 16phase fully integrated capacitive voltage doubler," in *Proc. of the IEEE Symp. on VLSI Circuits*, Kyoto, Japan, Jun. 2009, pp. 198–199.
- [13] Y. Ramadass, A. Fayed, B. Haroun, and A. Chandrakasan, "A 0.16 mm² completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45 nm CMOS," in *Proc. of the IEEE Int. Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, USA, Feb. 2010, pp. 208–209.
- [14] Y. K. Ramadass and A. P. Chandrakasan, "Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications," in *Proc. of the IEEE Power Electronics Specialists Conference (PESC)*, Orlando, Florida, Jun. 2007, pp. 2353–2359.
- [15] G. Wang, D. Anand, N. Butt, A. Cestero, M. Chudzik, J. Ervin, S. Fang, G. Freeman, H. Ho, B. Khan, B. Kim, W. Kong, R. Krishnan, S. Krishnan, O. Kwon, J. Liu, K. McStay, E. Nelson, K. Nummy, P. Parries, J. Sim, R. Takalkar, A. Tessier, R. Todi, R. Malik, S. Stiffler, and S. Iyer, "Scaling deep trench based eDRAM on SOI to 32 nm and beyond," in *Proc. of the IEEE Electron Devices Meeting (IEDM)*, Baltimore, MD, USA, Dec. 2009, pp. 1–4.
- [16] Y. Beck and S. Singer, "Capacitive transposed series-parallel topology with fine tuning capabilities," *IEEE Trans. on Circuits and Systems I*, vol. 58, no. 1, pp. 51–61, Jan. 2011.
- [17] W. Escher, T. Brunschwiler, B. Michel, and D. Poulikakos, "Experimental investigation of an ultrathin manifold microchannel heat sink for liquid-cooled chips," *ASME Journal of Heat Transfer*, vol. 132, no. 8, p. 081402 (10 pages), Aug. 2010.