



Power Electronic Systems
Laboratory

© 2023 IEEE

Proceedings of the 24th IEEE Workshop on Control and Modeling for Power Electronics (COMPEL 2023),
Ann Arbor, MI, USA, June 25-28, 2023

Novel S-Link Enabling Ultra-Compact and Ultra-Efficient Three-Phase and Single-Phase Operable On-Board EV Chargers

D. Menzi,
S. Weihe,
J. Huber,
J. Azurza,
M. Kasper,
J. W. Kolar

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Novel S-Link Enabling Ultra-Compact and Ultra-Efficient Three-Phase and Single-Phase Operable On-Board EV Chargers

D. Menzi, S. Weihe, J. Azurza Anderson*, M. Kasper*, J. Huber, and J. W. Kolar
 Power Electronic Systems Laboratory, ETH Zurich, Switzerland, menzi@lem.ee.ethz.ch
 *Infineon Technologies AG Villach, Austria

Abstract—On-Board Chargers (OBCs) comprising an ac-dc front-end and a subsequent isolated dc-dc converter stage represent a crucial component of Electric Vehicles (EVs), and must be able to charge the EV battery from both, a three-phase mains and a single-phase mains. Further, a lightweight and compact realization of the OBC is key in mobile applications. This requirement for high gravimetric and volumetric power density is often hindered by the large (electrolytic) dc-link capacitor required to buffer the power pulsation at twice the mains frequency in single-phase operation, which can be omitted by employing an active Power Pulsation Buffer (PPB) circuit allowing to minimize the overall capacitor volume. This paper proposes a novel Smart-dc-Link (S-Link) concept which improves the OBC performance by utilizing the active PPB circuitry also in three-phase operation. There, the S-Link facilitates a six-pulse dc-link voltage variation enabling a substantial switching loss reduction in the ac-dc converter front-end, while advantageously the dc output voltage can be kept constant.

Index Terms—On-Board Chargers, Power Pulsation Buffer, S-Link, Series Stacked Power Buffer, Series Voltage Injection, 1/3-Modulation

I. INTRODUCTION

Mass adoption of Electric Vehicles (EVs) is currently taking place [1] with the On-Board Charger (OBC) representing a vital piece of equipment [2]. OBCs are required to feature high efficiency, high gravimetric and volumetric power densities [2], as well as bidirectional power flow capability for feeding power back to the grid in vehicle-to-grid (V2G) applications [2], [3]. Further, the OBC should allow operation with a three-phase mains or single-phase mains such that the EV battery can be charged independent of the available grid infrastructure. In this paper, a novel Smart-dc-Link (S-Link) concept (see Fig. 1) is proposed, which allows to improve the performance of OBCs in both, three-phase and single-phase operation. The S-Link concept is derived and detailed in Section II and Section III discusses design guidelines for the main energy buffering components. Then, Section IV presents the corresponding closed-loop control structure and verifies the concept with detailed circuit simulations.




Fig. 1. Proposed On-Board Charger (OBC) concept comprising a PFC ac-dc front-end, a Smart-dc-Link (S-Link) and an isolated dc-dc converter for operation in (a) a single-phase and (b) a three-phase grid. The shown characteristic voltage, current, and power waveforms do not include switching-frequency components.




Fig. 2. Main power circuit of the proposed S-Link OBC comprising a PFC ac-dc front-end, a Smart-dc-Link (S-Link) and an isolated dc-dc converter. The circuit is configured for three-phase operation; the unfolded bridge-leg needed for single-phase operation is shown in gray.

II. OPERATING PRINCIPLE

Fig. 1 depicts the proposed OBC concept comprising a Power Factor Correction (PFC) ac-dc front-end, an S-Link circuit (represented here by a voltage source u_f , a series capacitor C_e and a selector switch) and an isolated dc-dc converter (providing galvanic insulation), which operates in a single-phase or a three-phase grid (the detailed power circuit structure is highlighted in **Fig. 2**). The corresponding Low-Frequency (LF; i.e., switching-frequency components are not shown) voltage, current and power waveforms highlight the basic S-Link operating principle, whereby unity-power-factor operation and lossless power conversion is assumed. **Tab. I** lists the considered system specifications.

A. Single-Phase Configuration

In single-phase operation (**Fig. 1a**), the three ac-dc front-end terminals a, b, c are parallel-connected to the grid (modelled by an ideal voltage source u_{ac}) and equally share the grid current i_{ac} , i.e., $i_a = i_b = i_c = i_{ac}/3$, to realize a single-phase nominal power capability that is almost as high as the rated power in three-phase operation [4]–[6]. The main converter waveforms within a mains period $T_{ac} = 1/f_{ac}$ are highlighted in **Fig. 1a**. The grid input power p_{ac} comprises (for unity-power-factor operation) the inherent twice-mains frequency power pulsation on top of the average power that equals the (constant) output power P_{dc} . This power pulsation is typically buffered by large dc-link capacitors, imposing a significant penalty on the OBC power density [7]. In contrast, active Power Pulsation Buffers (PPBs) [7] allow to mitigate or drastically reduce the bulky dc-link capacitors. Therefore, for single-phase operation, the S-Link is configured such that it acts as a Series Stacked Buffer (SSB) [8]–[10]: The major part of the power pulsation is absorbed by the bulk capacitor C_e , which processes the power p_e . Here, a comparably small C_e can be selected and a thus comparably large fluctuation of the voltage u_e is accepted, because the S-Link injects an ac voltage u_f compensating the fluctuation of u_e such that the input voltage $U_{dc} = u_{xz} = u_e + u_f$ of the isolated dc-dc converter (drawing constant current I_{dc} and power P_{dc}) advantageously remains constant during a mains period T_{ac} .

TABLE I
CONSIDERED SYSTEM SPECIFICATIONS.

Description	3-Phase Grid	1-Phase Grid
Grid volt. ¹	$U_{ac} = 230 \text{ V}_{\text{RMS}}$	$U_{ac} = 240 \text{ V}_{\text{RMS}}$
Grid curr.	$I_{ac} = 9.6 \text{ A}_{\text{RMS}}$	$I_{ac} = 24 \text{ A}_{\text{RMS}}$
Grid freq.	$f_{ac} = 50 \text{ Hz}$	$f_{ac} = 60 \text{ Hz}$
dc curr.	$I_{dc} = 12.3 \text{ A}$	$I_{dc} = 10.8 \text{ A}$
dc power	$P_{dc} = 6.6 \text{ kW}$	$P_{dc} = 5.8 \text{ kW}$

¹line-to-neutral voltage

B. Three-Phase Configuration

In three-phase operation (**Fig. 1b**) the terminals a, b, c are connected to the three grid phases (voltage sources u_a, u_b, u_c). To maximize the efficiency of the ac-dc front-end, a six-pulse-shaped (envelope of the maximum line-to-line voltage absolute values) dc-link voltage u_{xz} can be introduced, thereby enabling 1/3-modulation [11]–[13]: At any given point in time, only one out of the three bridge-legs switches at high-frequency while the other two bridge-legs (connected to the grid phases with the maximum and minimum instantaneous grid voltages, respectively) clamp the grid terminals to the positive x and negative z dc-link rail, respectively. Thus, the switching losses of the ac-dc front-end can be reduced by more than 66% [12], [13]. Typically, this six-pulse variation of u_{xz} has to be realized by the downstream dc-dc converter [13], which has two main disadvantages: First, the dc-dc converter stage faces a time-varying input voltage, decreasing the conversion efficiency. Second, the dc-dc converter is involved in the grid current regulation and thus an *integrated* synergetic control of the ac-dc front-end and the dc-dc converter (which, in addition, requires a correspondingly high (input) voltage control bandwidth) is needed. In combination, this prevents the use of standard, off-the-shelf dc-dc converter modules, which is undesirable, e.g., regarding economies of scale.

As the grid input power $p_a + p_b + p_c = P_{dc}$ is ideally constant, no PPB is required in three-phase operation. However, the S-Link can be reconfigured to act as a Series Voltage Injection (SVI) circuit that realizes the six-pulse variation of the ac-dc front-end dc-side voltage u_{xz} (which again does not comprise

a dc voltage component). Advantageously, the ac-dc front-end can then operate with 1/3-modulation while the isolated dc-dc converter still faces a constant input voltage U_{dc} and thus can be controlled independently of the ac-dc front-end. This enables the use of a standard high-efficiency off-the-shelve dc-dc converter.

C. Main S-Link Power Circuit

The main power circuit of the considered S-Link OBC realization is depicted in **Fig. 2**: The PFC ac-dc front-end (shown without Electromagnetic Interference (EMI) filter) comprises three standard two-level bridge-legs (alternatively, also multi-level flying capacitor bridge-legs could be employed to minimize the volume of the boost inductors L [14], [15]). Further, an additional LF unifier half-bridge connects to the grid neutral n in single-phase operation (it is disconnected/disabled for three-phase operation), enabling single-phase totem-pole PFC operation with almost the same rated power as in three-phase mode [5]. For the realization of the S-Link voltage source u_f , an H-bridge circuit (with the dc-side LF energy storage capacitor C_{buf} and the power semiconductors $s_{x,h}$, $s_{x,l}$, $s_{y,h}$ and $s_{y,l}$) and a second-order $L_f C_f$ output filter is utilized. Last, the isolated dc-dc converter (not further detailed here, as a standard off-the-shelve system could be employed) is connected by a relay r to the lower terminal y ($r = 3ph$ and $U_{dc} = u_e$ for three-phase operation) or the upper terminal x ($r = 1ph$ and $U_{dc} = u_{xz}$ for single-phase operation) of the S-link output filter capacitor C_f .

III. S-LINK DESIGN GUIDELINES

The goal of this section is to provide basic design guidelines for the identification of suitable S-Link parameters, i.e., the buffer capacitor value C_{buf} and voltage U_{buf} , the S-Link power semiconductor voltage rating U_R , and the bulk capacitor value C_e .

Typically, in a single-phase-only application the selected voltage range of u_f of an SSB [8]–[10] represents a degree of freedom for the system design, which impacts the tolerable voltage fluctuation of the bulk capacitor voltage u_e (and hence defines the minimally required value of C_e), as well as the required SSB energy storage capability (buffer capacitor value C_{buf} , voltage U_{buf} , and the rated voltage U_R of the S-Link power semiconductors) and hence can be used to optimize the overall SSB volume and losses.

Here, the design process is different, as the three-phase operation with 1/3-modulation defines a (minimum) voltage range of u_f (i.e., output voltage capability of the S-Link) and a step-by-step design guideline is provided in the following. Again, unity-power-factor operation and lossless power conversion is assumed, and only the LF voltage and current waveforms are considered to allow the derivation of simple analytic expressions. Furthermore, the impact of the S-Link filtering elements on the LF converter waveforms is neglected (i.e., zero LF current through $C_f \ll C_e$, C_{buf} as its impedance $|Z_{Cf}(f_{ac})|$ is large, and zero LF voltage across L_f as its impedance $|Z_{Lf}(f_{ac})|$ is low at the grid frequency level f_{ac}).

A. Three-Phase Configuration

The three-phase grid input voltage and current of phase $j \in \{a, b, c\}$ is defined by

$$\begin{aligned} u_j(t) &= \hat{U}_{ac} \cos(2\pi f_{ac} t - \phi_j) \\ i_j(t) &= \hat{I}_{ac} \cos(2\pi f_{ac} t - \phi_j), \end{aligned} \quad (1)$$

with the phase angles $\phi_j = \{0, \frac{-2\pi}{3}, \frac{-4\pi}{3}\}$ and the output power resulting to $P_{dc} = \frac{3}{2} \hat{U}_{ac} \hat{I}_{ac} = 6.6 \text{ kW}$ according to **Tab. I**.

In 1/3-modulation, the output voltage u_{xz} of the ac-dc front-end converter follows the maximum line-to-line voltage [11]–[13]. Due to the repetitive six-pulse voltage pattern, it is sufficient to consider a time interval $t \in [0, T_{ac}/6]$ (the specific simplifications valid for this first, representative sector are highlighted with (*) in the following equations) where the voltage u_{xz} is defined by the phase a and c line-to-line voltage $u_{a,c}(t) = u_a(t) - u_c(t)$ and the corresponding dc-link current i_x is given by

$$\begin{aligned} u_{xz}(t) &= \max(u_a, u_b, u_c) - \min(u_a, u_b, u_c) \\ &\stackrel{(*)}{=} u_{a,c}(t) = \sqrt{3} \hat{U}_{ac} \sin(2\pi f_{ac} t + \frac{\pi}{3}), \\ i_x(t) &= \frac{P_{dc}}{u_{xz}(t)} \stackrel{(*)}{=} \frac{P_{dc}}{\sqrt{3} \hat{U}_{ac} \sin(2\pi f_{ac} t + \frac{\pi}{3})}, \end{aligned} \quad (2)$$

resulting in $u_{xz} \in [488 \text{ V}, 563 \text{ V}]$ with an average value $\bar{u}_{xz} = U_{dc} = \frac{3}{\pi} \sqrt{3} \hat{U}_{ac} = 538 \text{ V}$, and in $i_x \in [11.7 \text{ A}, 13.5 \text{ A}]$ with an average value $\bar{i}_x = I_{dc} = 12.3 \text{ A}$.

1) *Buffer Capacitor C_{buf} Energy Requirement*: The task of the S-Link circuit in three-phase operation is (in first approximation) to realize the six-pulse variation of the ac front-end voltage u_{xz} on top of the average value \bar{u}_{xz} as

$$\begin{aligned} u_f(t) &= u_{xz}(t) - \bar{u}_{xz} \\ &\stackrel{(*)}{=} \sqrt{3} \hat{U}_{ac} \left(\sin(2\pi f_{ac} t + \frac{\pi}{3}) - \frac{3}{\pi} \right), \end{aligned} \quad (3)$$

with $u_f \in [-50 \text{ V}, 25 \text{ V}]$ and zero average value $\bar{u}_f = 0$. Neglecting the LF current flowing through the capacitor C_f (used for high-frequency (HF) filtering only) the S-Link input current is defined by $i_f(t) = i_x(t)$ according to (2) such that the instantaneous power $p_f(t)$ (see **Fig. 1b**) can be approximated with

$$p_f(t) = u_f(t) i_f(t) \stackrel{(*)}{=} P_{dc} \frac{\sin(2\pi f_{ac} t + \frac{\pi}{3}) - \frac{3}{\pi}}{\sin(2\pi f_{ac} t + \frac{\pi}{3})}, \quad (4)$$

resulting in $p_f \in [-677 \text{ W}, 298 \text{ W}]$ and a non-zero average value $\bar{p}_f = -12 \text{ W}$ (even though $\bar{u}_f = 0$, both, u_f and i_f contain higher-order harmonics; the convolution thus results in this small dc power component). Note that the average power can be reduced to $\bar{p}_f = 0$ by injecting a small average voltage $\bar{u}_f \approx 1 \text{ V}$ and the regulation of the average buffer power intake \bar{p}_f will be discussed in more detail in **Section IV** and $\bar{p}_f = 0$ is considered in the following step. Last, the energy variation of the S-Link buffer capacitor C_{buf} is defined by $E_{buf}(t) = \int p_f(t) dt$, with the minimum energy storage requirement $\Delta E_{buf} = \max(E_{buf}(t)) - \min(E_{buf}(t)) = 406 \text{ mJ}$ for the considered specifications in **Tab. I**.

2) Buffer Capacitor C_{buf} Voltage and Capacitance Value:

In practice, the energy stored in the buffer capacitor C_{buf} cannot be fully utilized, as the S-Link duty cycle

$$d_{\bar{x}y}(t) = \frac{u_f(t)}{U_{\text{buf}}(t)} \quad (5)$$

needs to be maintained in the linear range of $d_{\bar{x}y} \in [-1, 1]$ and a sufficient duty cycle margin (here selected as $|d_{\bar{x}y}| \leq d_{\text{lim}} = 0.6$, i.e., 40% margin) has to be considered to assure grid current controllability in case of transients. Further, to enable the use of high-performance GaN MOSFETs with rated voltage $U_R = 150$ V in the S-Link H-bridge switching stage with a $1/3 U_R$ blocking voltage margin, the maximum buffer voltage has to be limited to values $U_{\text{buf,max}} \leq 2/3 U_R = 100$ V.

For defined values of $U_{\text{buf,max}}$ and C_{buf} , the resulting buffer voltage-swing $\Delta U_{\text{buf}} = U_{\text{buf,max}} - U_{\text{buf,min}}$ is directly defined by the energy storage requirement $\Delta E_{\text{buf}} = \frac{1}{2} C_{\text{buf}} (U_{\text{buf,max}}^2 - U_{\text{buf,min}}^2) = 406$ mJ. The three-phase S-Link operation is, however, well conditioned in a sense that the minimum buffer voltage $U_{\text{buf,min}}$ occurs in the close vicinity of the S-Link output voltage u_f zero crossing (see **Fig. 1**). With the S-Link duty cycle $d_{\bar{x}y}$ according to (5) being a function of the buffer voltage $U_{\text{buf}}(t)$ the analytic expression for the minimally required buffer capacitor value C_{buf} to maintain the desired duty cycle limitation $d_{\text{lim}} = 0.6$ becomes excessively complex. Hence, the buffer voltage U_{buf} and the resulting duty cycle $d_{\bar{x}y}$ is calculated iteratively in Matlab, decreasing the values of C_{buf} until the maximum value of $d_{\bar{x}y}(t)$ equals $d_{\text{lim}} = 0.6$ as highlighted in **Fig. 3a**; $C_{\text{buf}} = 135$ μF results as minimum value. The buffer capacitor utilization can be defined as

$$\xi_{\text{buf}} = \Delta E_{\text{buf}} / \left(\frac{1}{2} C_{\text{buf}} U_{\text{buf,max}}^2 \right), \quad (6)$$

and results here to $\xi_{\text{buf}} = 60\%$. Note that by reducing the duty cycle margin to 30% (i.e., $d_{\text{lim}} = 0.7$, depicted in **Fig. 3a**), the buffer capacitor could be decreased to $C_{\text{buf}} = 83$ μF . However, there the remaining energy at the buffer voltage minimum $U_{\text{buf,min}}$ is critically low (utilization of $\xi_{\text{buf}} = 98\%$) and hence $C_{\text{buf}} = 135$ μF ($d_{\text{lim}} = 0.6$) is considered in the following.

Here, the bulk capacitor C_e serves as the current return path for the ac component of the S-Link current $i_f = i_x$, i.e., $i_e(t) = i_x(t) - \bar{i}_x$, and buffers an energy $\Delta E_e = \Delta E_{\text{buf}} = 406$ mJ (see **Fig. 6b**). For a required maximum peak-to-peak voltage fluctuation of, e.g., $\Delta U_e = 10$ V = $\Delta E_e / (C_e U_{\text{dc}})$ a small series capacitor value $C_{e,\text{min},1} = 75$ μF is sufficient in three-phase operation and the minimum capacitor value C_e is dominated by the storage requirement in *single-phase* operation.

B. Single-Phase Configuration

The single-phase grid voltage and current are defined by

$$\begin{aligned} u_{\text{ac}}(t) &= \hat{U}_{\text{ac}} \cos(2\pi f_{\text{ac}} t), \\ i_{\text{ac}}(t) &= \hat{I}_{\text{ac}} \cos(2\pi f_{\text{ac}} t), \end{aligned} \quad (7)$$

with the output power resulting to $P_{\text{dc}} = \frac{1}{2} \hat{U}_{\text{ac}} \hat{I}_{\text{ac}} = 5.8$ kW according to **Tab. I**.




Fig. 3. (a) Simulated S-Link waveforms in three-phase operation within one sixth of a mains period $T_{\text{ac}}/6$ for a constant maximum buffer voltage $U_{\text{buf,max}} = 100$ V and for decreasing buffer capacitor values $C_{\text{buf},1} \rightarrow \infty$, $C_{\text{buf},2} = 135$ μF (the minimally required C_{buf} to limit $d_{\bar{x}y} \leq d_{\text{lim}} = 0.6$), and $C_{\text{buf},3} = 83$ μF . (b) Simulated S-Link waveforms in single-phase operation within one half mains period $T_{\text{ac}}/2$ for a constant buffer capacitor value $C_{\text{buf}} = 135$ μF and a maximum buffer voltage $U_{\text{buf,max}} = 100$ V, and for decreasing values of the bulk capacitor $C_{e,1} = 410$ μF , $C_{e,2} = 326$ μF , and $C_{e,3} = 270$ μF . The displayed waveforms represent the buffer capacitor voltage U_{buf} , the output voltage u_f (as well as the corresponding absolute value $|u_f|$) and the duty cycle $d_{\bar{x}y}$. Note that in (a) the S-Link power p_f is independent of the selected value C_{buf} (as long as the desired voltage u_f can be generated) whereas in (b) the S-Link voltage u_f (and hence also the S-Link power p_f) increases with decreasing values of C_e .

1) *Bulk Capacitor C_e Value:* With the buffer capacitor $C_{\text{buf}} = 135$ μF and maximum voltage $U_{\text{buf,max}} = 100$ V defined, the bulk capacitance C_e has to be selected such that the S-Link buffering capabilities are not exceeded. In single-phase operation the grid input power pulsates with twice the mains frequency $f_{\text{ac}} = 60$ Hz and the ac-dc front-end current i_x and the S-Link current $i_f = i_e$ are defined as

$$\begin{aligned} i_x(t) &= I_{\text{dc}}(1 + \cos(4\pi f_{\text{ac}} t)), \\ i_f(t) &= i_e(t) = i_x(t) - I_{\text{dc}} = I_{\text{dc}} \cos(4\pi f_{\text{ac}} t), \end{aligned} \quad (8)$$

i.e., with the S-Link SSB [8]–[10] processing the grid power pulsation. The resulting voltage fluctuation of the bulk capacitor voltage u_e and the S-Link voltage u_f are hence given by

$$\begin{aligned} u_e(t) &= U_{\text{dc}} + I_{\text{dc}} \frac{\sin(4\pi f_{\text{ac}} t)}{4\pi f_{\text{ac}} \cdot C_e}, \\ u_f(t) &= U_{\text{dc}} - u_e(t) = -I_{\text{dc}} \frac{\sin(4\pi f_{\text{ac}} t)}{4\pi f_{\text{ac}} \cdot C_e}, \end{aligned} \quad (9)$$

with the voltage fluctuation of $u_f(t)$ scaling proportional to the inverse of the bulk capacitor C_e value, thereby assuring a constant dc voltage $U_{\text{dc}} = u_{\text{xx}}$ in the ac-dc front-end and the isolated dc-dc converter. Hence, with (8) and (9) the instantaneous S-Link power p_f results to

$$p_f(t) = u_f(t) \cdot i_f(t) = -I_{\text{dc}}^2 \frac{\sin(8\pi f_{\text{ac}} t)}{8\pi f_{\text{ac}} \cdot C_e}, \quad (10)$$

varying with four times the grid frequency f_{ac} . Integration yields the minimum buffer capacitor energy storage requirement




Fig. 4. Cascaded control structure of the proposed S-Link OBC for operation in a three-phase grid.

ΔE_{buf} as

$$\Delta E_{\text{buf}} = \frac{I_{\text{dc}}^2}{32\pi^2 f_{\text{ac}}^2 \cdot C_e}. \quad (11)$$

with ΔE_{buf} scaling with the inverse of the bulk capacitor C_e value. For a defined maximum buffer voltage $U_{\text{buf,max}}$, the buffer capacitor energy results to

$$E_{\text{buf}}(t) = \frac{1}{2} C_{\text{buf}} U_{\text{buf,max}}^2 + \frac{1}{2} \Delta E_{\text{buf}} (\cos(8\pi f_{\text{ac}} t) - 1) \quad (12)$$

which can be used to derive the time-varying buffer voltage $U_{\text{buf}}(t) = \sqrt{2E_{\text{Cbuf}}(t)/C_{\text{buf}}}$ and **Fig. 3b** highlights simulated buffer voltage waveforms for several values of the bulk capacitor C_e . Note that here – in contrast to three-phase operation – the maximum value of the S-Link output voltage u_f is reached at the same point in time as the minimum value of the buffer voltage U_{buf} . Further, simple analytic expressions exist for $u_f(t)$ and $U_{\text{buf}}(t)$ such that the equation for the maximum tolerable value d_{lim} of the duty cycle d_{xy} according to (5) can be solved for the minimally required bulk capacitor value C_e ,

$$C_{e,\text{min},2} = \frac{P_{\text{dc}} \sqrt{64\pi^2 C_{\text{buf}}^2 U_{\text{buf,max}}^2 U_{\text{dc}}^2 f_{\text{ac}}^2 + P_{\text{dc}}^2 d_{\text{lim}}^2} + P_{\text{dc}}^2 d_{\text{lim}}}{32 C_{\text{buf}} U_{\text{buf,max}}^2 U_{\text{dc}}^2 d_{\text{lim}} f_{\text{ac}}^2 \pi^2} \quad (13)$$

resulting to $C_{e,\text{min},2} = 326 \mu\text{F}$ for the considered specifications in **Tab. I** and a 40% S-Link duty cycle margin. Note that, e.g., for a 20% S-Link duty cycle margin, C_e could be reduced to 270 μF .

Aiming at a compact realization of the S-Link bulk capacitor C_e , high-performance electrolytic capacitors, e.g., 600 V / 82 μF B43541A8826M060 from TDK are considered here which, however, exhibit a 120 Hz ripple current limit of 1.6 A_{RMS} (i.e., 20 $\text{mA}_{\text{RMS}}/\mu\text{F}$), imposing a further limit for the minimally viable bulk capacitor value C_e . The resulting bulk capacitor RMS current stress results from (8) to $I_e = I_{\text{dc}}/\sqrt{2} = 7.6 \text{A}_{\text{RMS}}$ which translates into a minimum capacitor value of $C_{e,\text{min},3} = 384 \mu\text{F}$. Hence, C_e is selected to $C_e = \max(C_{e,\text{min},1}, C_{e,\text{min},2}, C_{e,\text{min},3}) = 384 \mu\text{F}$, i.e., is limited by the ripple current limit of today's electrolytic

TABLE II
CONSIDERED S-LINK PARAMETERS.

f_{sw} [kHz]	C_{g} [nF]	L [μH]	$f_{\text{sw,SLink}}$ [kHz]	L_{f} [μH]	C_{f} [μF]	C_{buf} [μF]	C_e [μF]
96	150	250	288	9.6	5	155	410

capacitor technology, and can be realized by 5 parallel 82 μF capacitors resulting in a boxed volume of 110 cm^3 .

It is worth highlighting that in case of a traditional converter system without S-Link (i.e., the entire single-phase power pulsation is covered by the dc-link capacitor) a 2.9 mF capacitor would be required to limit the peak-to-peak dc-link voltage fluctuation to 10 V, corresponding to a boxed volume of 770 cm^3 .

IV. CONTROL

In a next step, the S-Link concept and the derived design guidelines are verified by means of closed-loop circuit simulations in PLECS and this section derives the required control concepts. The employed component values are summarized in **Tab. II**. Note that C_{buf} was slightly increased to 155 μF to provide sufficient buffering capacity when also considering a small dc-link capacitor in the ac-dc front-end (required for HF filtering and to provide a low inductance commutation loop) which also has to be charged and discharged by the S-Link in three-phase operation. The S-Link power semiconductors operate with a high switching frequency $f_{\text{sw,SLink}} = 288 \text{kHz}$ (with 180° phase-shifted Pulsewidth Modulation (PWM) carriers for the two bridge-legs realizing an effective switching frequency doubling to 576 kHz) allowing for a high control bandwidth and for small filter components $L_{\text{f}} = 9.6 \mu\text{H}$ and $C_{\text{f}} = 5 \mu\text{F}$; in contrast, the PFC ac-dc front-end employs a lower switching frequency $f_{\text{sw}} = 96 \text{kHz}$.

A. Three-Phase Operation

Fig. 4 presents the cascaded closed-loop control structure of the S-Link OBC in three-phase configuration. There, the dc-link voltage regulator RU_{dc} defines a grid conductivity reference $G^* = \hat{I}_{\text{ac}}^*/\hat{U}_{\text{ac}}$, which is translated into sinusoidal grid current references with the desired amplitude and in phase




Fig. 5. Cascaded control structure of the proposed S-Link OBC for operation in a single-phase grid.




Fig. 6. Main S-Link OBC converter waveforms simulated in PLECS for (a) three-phase and (b) single-phase operation.

with the respective grid voltages. The grid currents are then tracked synergetically (i.e., with 1/3 modulation where the phase with the instantaneously maximum and minimum grid voltage are not switched) by the ac-dc front-end and the S-

Link injection circuit: The grid current controllers Ri_a, Ri_b, Ri_c define a time-varying voltage reference \hat{u}_f required to shape the grid currents, which is then tracked by the underlying S-Link voltage Ru_f and current Ri_{Lf} controller, where appropriate feedforward RU terms are used. Note that an additional voltage regulator RU_{buf} assures that the average buffer voltage U_{buf}^* is maintained by injecting an LF buffer voltage reference \hat{u}_f^* into the S-Link output voltage reference, which results in a net power consumption (to compensate the S-Link component losses) within the time period $T_{ac}/6$.

Fig. 6a presents the simulated S-Link OBC waveforms in a three-phase grid with a line-to-neutral voltage $U_{ac} = 230 \text{ V}_{\text{RMS}}$, a dc-link voltage $U_{dc} = 538 \text{ V}$ and the nominal output power of $P_{dc} = 6.6 \text{ kW}$. In three-phase operation (**Fig. 6a**) only one of the three ac-dc front-end bridge-legs switches at HF (as can be observed from the duty cycles), and due to the dc-link-referenced filter capacitors C_g (see **Fig. 2**) no HF current ripple occurs in the clamped phases. Sinusoidal grid currents are enabled by the S-Link injecting the six-pulse voltage variation u_f , resulting in a power pulsation in the S-Link. Despite the associated fluctuation of the buffer capacitor voltage U_{buf} , the S-Link duty cycle d_{xy} remains within the desired band of $d_{xy} \in [-0.6, 0.6]$ and the maximum buffer voltage constraint of $U_{buf} \leq 100 \text{ V}$ is respected.

B. Single-Phase Operation

Fig. 5 presents the cascaded closed-loop control structure of the S-Link OBC in single-phase configuration. In contrast to the three-phase operation, all phases of the ac-dc front-end are parallel-connected (with 120° phase-shifted PWM carriers for interleaved operation with a reduced HF filtering demand). The totem-pole unfolded is now active and connects the grid neutral n to either the positive or the negative dc-link rail (based on the polarity of the grid voltage u_{ac}) to enable the generation of bipolar voltages. The S-Link acts now as a compensating SSB with the ac fluctuation of the bulk capacitor voltage u_e fed as a reference signal into the S-Link output voltage regulator Ru_f .

Fig. 6b presents the simulated S-Link OBC waveforms in a single-phase grid with a line-to-neutral voltage $U_{ac} = 240 \text{ V}_{\text{RMS}}$, a dc-link voltage $U_{dc} = 540 \text{ V}$ and the nominal




Fig. 7. 3D CAD rendering of a 6.6 kW S-Link OBC (not including the isolated dc-dc converter) according to **Tab. I**; the employed circuit parameters are listed in **Tab. II**. The system dimensions are $126 \times 131 \times 46.5 \text{ mm}^3$, resulting in a volumetric power density of 8.6 kW/dm^3 (140 W/in^3).

output power of $P_{dc} = 5.8 \text{ kW}$. Despite the pulsating single-phase input power leading to a large variation in the bulk capacitor voltage u_e , the input voltage of the dc-dc converter $U_{dc} = u_{xz}$ remains ideally constant. The fluctuation of the buffer voltage U_{buf} is reduced compared to three-phase operation, and its average value \bar{U}_{buf} could be reduced to decrease the hard-switching losses of the S-Link power semiconductors while maintaining the desired duty cycle d_{xy} margin.

V. CONCLUSION

An On-Board Charger (OBC) must be able to charge Electric Vehicle (EV) batteries from both, a three-phase mains and a single-phase mains, and compact and lightweight converter realizations are required. This paper proposes the novel Smart-dc-Link (S-Link) concept, which improves the OBC performance by enabling higher conversion efficiencies and allowing to reduce the dc-link capacitor value and/or volume. The concept is systematically derived, and design guidelines for the sizing of the main S-Link energy storage components are provided. Further, the required cascaded control concepts for single-phase and three-phase operation are elaborated and the S-Link concept is verified by means of circuit simulations in PLECS. A 6.6 kW S-Link OBC prototype featuring a power density of 8.6 kW/dm^3 is currently under development, and a 3D CAD rendering of the system is depicted in **Fig. 7**.

REFERENCES

- [1] K. Anastasiadou and N. Gavanas, "State-of-the-art review of the key factors affecting electric vehicle adoption by consumers," *Energies*, vol. 15, no. 24, p. 9409, Dec. 2022.
- [2] M. Shahjalal, T. Shams, M. N. Tasnim, M. R. Ahmed, M. Ahsan, and J. Haider, "A critical review on charging technologies of electric vehicles," *Energies*, vol. 15, no. 21, p. 8239, Nov. 2022.
- [3] J. Yuan, L. Dorn-Gomba, A. D. Callegaro, J. Reimers, and A. Emadi, "A review of bidirectional on-board chargers for electric vehicles," *IEEE Access*, vol. 9, pp. 51 501–51 518, 2021.
- [4] M. Hagemeyer, P. Wallmeier, F. Schafmeister, and J. Böcker, "Comparison of unidirectional three- and four-wire-based boost PFC-rectifier topologies for non-isolated three-phase EV on-board chargers under common-mode aspects," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Phoenix, AZ, USA, Jun. 2021, pp. 569–576.
- [5] P. Papamanolis, D. Bortis, F. Krismer, D. Menzi, and J. W. Kolar, "New EV battery charger PFC rectifier front-end allowing full power delivery in 3-phase and 1-phase operation," *Electronics*, vol. 10, no. 17, p. 2069, Aug. 2021.
- [6] B. Strothmann, G. Book, F. Schafmeister, and J. Böcker, "Single-phase operation of common-mode-free bidirectional three-phase PFC-rectifier for non-isolated EV charger with minimized DC-link," in *Proc. Power Convers. Intelligent Motion Conf. (PCIM Europe)*, Nuremberg, Germany, May 2021.
- [7] D. Neumayr, D. Bortis, and J. W. Kolar, "Ultra-compact power pulsation buffer for single-phase DC/AC converter systems," in *Proc. IEEE Int. Power Electron. Motion Control Conf. (IPEMC-ECCE Asia)*, Hefei, China, May 2016, pp. 2732–2741.
- [8] S. Qin, Y. Lei, C. Barth, W.-C. Liu, and R. C. N. Pilawa-Podgurski, "Architecture and control of a high energy density buffer for power pulsation decoupling in grid-interfaced applications," in *Proc. IEEE Workshop Control Modeling Power Electron. (COMPEL)*, Vancouver, Canada, Jul. 2015.
- [9] —, "A high-efficiency high energy density buffer architecture for power pulsation decoupling in grid-interfaced converters," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE USA)*, Montreal, Canada, Sep. 2015, pp. 149–157.
- [10] Z. Liao, N. C. Brooks, and R. C. Pilawa-Podgurski, "Design constraints for series-stacked energy decoupling buffers in single-phase converters," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7305–7308, Sep. 2018.
- [11] K. Riggers, P. Lürkens, M. Wendt, S. Schröder, U. Böke, and R. W. De Doncker, "High-efficient soft-switching converter for three-phase grid connections of renewable energy systems," in *Proc. Int. Conf. Power Electron. Drives Syst. (PEDS)*, Kuala Lumpur, Malaysia, Nov. 2005, pp. 246–250.
- [12] M. Antivachis, J. Azurza Anderson, D. Bortis, and J. W. Kolar, "Analysis of a synergetically controlled two-stage three-phase DC/AC buck-boost converter," *CPSS Trans. Power Electron. Appl.*, vol. 5, no. 1, pp. 34–53, Mar. 2020.
- [13] J. Azurza Anderson, M. Haider, D. Bortis, J. W. Kolar, M. Kasper, and G. Deboy, "New synergetic control of a 20kW isolated Vienna rectifier front-end EV battery charger," in *Proc. IEEE Workshop Control Modeling Power Electron. (COMPEL)*, Toronto, Canada, Jun. 2019.
- [14] T. Meynard and H. Foch, "Multi-level choppers for high voltage applications," *EPE Journal*, vol. 2, no. 1, pp. 45–50, Jan. 1992.
- [15] Y. Lei, C. Barth, S. Qin, W. C. Liu, I. Moon, A. Stillwell, D. Chou, T. Foulkes, Z. Ye, Z. Liao, and R. C. Pilawa-Podgurski, "A 2-kW single-phase seven-level flying capacitor multilevel inverter with an active energy buffer," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8570–8581, Nov. 2017.