Analysis of Double-Bridge Inverters for Drive Systems with Open-End Winding Motors

M. Antivachis,
D. Wu,
D. Bortis,
J. W. Kolar

Power Electronic Systems
Laboratory

ETH
Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Analysis of Double-Bridge Inverters for Drive Systems with Open-End Winding Motors

Michael Antivachis, Dan Wu, Dominik Bortis and Johann W. Kolar
Power Electronic Systems Laboratory
ETH Zurich, Switzerland
antivachis@lem.ee.ethz.ch

Abstract—The double-bridge voltage source inverter (DB-VSI) is a promising inverter topology for high performing motor drives. A DB-VSI comprises two VSIs, connected to the opposite sides of an open-end winding motor (no floating neutral point). Thanks to its inherent properties, a DB-VSI requires only half DC supply voltage, compared to a simple VSI, in order to generate the same motor voltage. Thereafter, by processing/switching only half of the DC supply voltage, the DB-VSI benefits from significantly lower semiconductor devices' switching losses. The DB-VSI technology is the main focus of this paper. Namely, two different DB-VSI variants and/or modulation strategies are comparatively evaluated. After detailing the operating principle of each modulation strategy, the stresses on the inverter components are analytically derived. It is shown that the selection of the DB-VSI modulation strategy impacts the efficiency/power density of the inverter and the voltage quality of the motor. The theoretical considerations are subsequently verified within the context of a high-speed motor drive. In the investigated drive system, a fuel-cell supplies the inverter, which in return controls a 280 krpm 1 kW electric compressor. Two DB-VSI hardware prototypes are purposely assembled and compared against a third state-of-the-art hardware prototype of the same specifications. It is shown that, thanks to the DB-VSI technology it is possible to reduce simultaneously the volume and the losses by up to 50% compared to the state-of-the-art solution. The low DB-VSI volume enables a seamless integration of the inverter in the motor housing. Accordingly, the open-end winding motor is directly attached to the inverter, eliminating the need for cumbersome and costly interconnecting cables. A final, integrated (inverter/motor) hardware prototype is presented, that further highlights the advantages of the DB-VSI technology.

Index Terms—Variable-speed drives, Inverter, Fuel-cell, Battery, Wide voltage range, Modulation strategy, Integration

I. INTRODUCTION

Motor drives, supplied by a fuel-cell (or a battery) must cope with a wide input voltage range [1], [2]. The supply voltage U_i can significantly fluctuate, depending on the power loading of the employed fuel-cell (or depending on the charging status/temperature of the employed battery). In this paper, the fuel-cell application depicted in **Fig. 1**, with the specifications of **Tab. I**, is examined. A 10 kW fuel-cell unit requires a continuous supply of oxygen, which is provided by the high-speed electric compressor. A motor drive system, directly supplied by the fuel-cell controls the electric compressor [3]. The employed high-speed 280 krpm compressor/motor is shown in **Fig. 2**. The compressor uses 10% of the fuel-cell power, i.e. 1 kW, and has a nominal phase voltage amplitude of $\hat{U}_o$=40 V [4]. The fuel-cell features a nominal voltage of $U_i = 40$ V at full-load condition and a maximum voltage of $U_i = 120$ V at no-load condition.

TABLE I: Variable-speed motor drive specifications. The nominal operating condition, where the highest component stresses appear, is highlighted in bold.

Fuel-Cell Voltage	U_i	**40V**...120V
Fuel-Cell Current	I_i	0A...**25A**
Motor Voltage Amplitude	$\hat{U}_o$	0V...**40V** (phase)
Motor Current Amplitude	$\hat{I}_o$	0A...**16.6A**
Motor Speed	n	0rpm...**280krpm**
Motor Frequency	f_o	0Hz...**5kHz**
Power	P	0...**1kW**
Maximum Power	P_{max}	1.1kW

Fig. 1: Motor drive application for fuel-cells. An electric compressor provides oxygen to the fuel-cell, while a motor drive, directly supplied by the same fuel-cell, controls the electric compressor.

Fig. 2: High-speed 280 krpm electric compressor designed by Celeroton AG. [4].

Typically in such drive applications, a single-bridge voltage source inverter (SB-VSI) drives a motor with a floating neutral point, as depicted in **Fig. 3(a)**. A dedicated boost-type DC/DC stage must precede the inverter DC/AC stage in order to adapt the insufficient fuel-cell voltage U_i to a higher DC link voltage U_{DC}. The DC/DC stage guarantees that the nominal motor voltage can be generated, even if the input voltage U_i is inadequate. Thereby, the two-stage inverter solution of **Fig. 5** results. The SB-VSI solution exhibits low efficiency/power density due the two-stage energy conversion and the additional losses/volume originating from the DC/DC stage. In order to

Fig. 3: (a) Single-bridge voltage source inverter (SB-VSI) driving a conventional motor with a floating neutral point and (b) output voltage waveforms. A DC link voltage of $U_{DC} = 2\hat{U}_o$ is required in the case of simple sinusoidal modulation (SM) or $U_{DC} = \sqrt{3}\hat{U}_o$ in the case of third harmonic injection modulation (THM).

generate the nominal motor voltage amplitude of $\hat{U}_o = \hat{U}_{o,max}$, a high DC link voltage of $U_{DC} = 2\hat{U}_o = 80\,V$ is required in the case of sinusoidal pulse width modulation (or a DC link voltage of $U_{DC} = \sqrt{3}\hat{U}_o = 69.3\,V$ in the case of third harmonic injection modulation) [5] as is illustrated in **Fig. 3(b)**. This high DC link voltage, is possessed/switched by all the semiconductor devices (DC/DC stage and DC/AC stage) resulting in high switching losses.

In order to address the shortcomings of the SB-VSI the promising double-bridge voltage source inverter (DB-VSI) technology [6]–[9] is investigated in this paper. The DB-VSI features two VSIs which are connected to the opposite sides of an open end winding motor as is visualised in **Fig. 4(a)**. An open-end winding motor allows access to both terminals of each phase winding (i.e. terminals a_1 and a_2 for the phase a), in contrast to a conventional motor with a floating neutral point which provides access to only one terminal per phase (cf. **Fig. 3(a)**). Historically, DB-VSI inverter technology originates from high voltage/power motor drives [10]–[14] and has been proposed as an alternative to multi-level inverters [15]. A DB-VSI controls the voltage on both sides of the open-end motor winding (in contrast to SB-VSI). Accordingly, the nominal motor phase voltage amplitude of $\hat{U}_o = \hat{U}_{o,max}$ can be generated by means of a DC supply voltage of only $U_i = \hat{U}_o$. The advantageous features of a DB-VSI are utilized in the investigated fuel-cell application [16]. Thanks to the excellent utilization of the DC supply voltage, it is possible to directly connect the DB-VSI inverter to the fuel-cell, without using a dedicated boost-type DC/DC stage. Opposite to the SB-VSI, the DB-VSI is a single-stage converter, thus the power P is processed only once and is delivered more efficiently to the motor. Furthermore, the semiconductor devices of the DB-VSI, process/switch the low fuel-cell nominal voltage of $U_i = 40\,V$. In contrast, the semiconductor devices of the SB-VSI must switch the high DC link voltage $U_{DC} = 2\hat{U}_o = 80\,V$, in order

Fig. 4: (a) Double-bridge voltage source inverter (DB-VSI) driving an open-end winding motor. Output voltage waveforms for (b.i) unipolar modulation and (b.ii) unfolder modulation.

to generate the same motor phase voltage amplitude $\hat{U}_o$. Since the switching losses of a unipolar semiconductor device scale with the square U_{sw}^2 of the commutation voltage U_{sw}, the DB-VSI can achieve lower overall switching losses than a SB-VSI. By utilizing the superior performance of the DB-VSI solution, this paper aims for an integration of the inverter in the motor housing [17]–[19]. Accordingly, the open-end winding motor is directly attached to the inverter, eliminating the need for cumbersome and costly interconnecting cables.

The exact shape of the motor terminal voltages $u_{a_1 o}$ and $u_{a_2 o}$ depends on the employed DB-VSI modulation strategy, however the resulting motor phase voltage $u_{a_1 a_2} = u_{a_1 o} - u_{a_2 o}$ must be sinusoidal. Two DB-VSI modulation strategies are comparatively evaluated in this paper. First the unipolar modulation [20]–[22] is investigated, where both motor terminal voltages $u_{a_1 o}$ and $u_{a_2 o}$ (of phase a) are actively controlled and have a complementary sinusoidal shape ranging within $-U_i/2 ... + U_i/2$, as illustrated in **Fig. 4(b.i)**. The unipolar modulation requires continuous operation of both VSIs with a high switching frequency f_s. In order to generate continuous/sinusoidal voltages for the motor, two output filters $(L_o - C_o)$ are employed and placed between the two switched VSIs and the motor. As a result, the DB_{II}-VSI inverter variant of **Fig. 6** is derived, where the subscript "II" denotes that both VSIs are switched. Sinusoidal motor voltages are necessary in the case of high-speed motors, in order to limit the generated rotor losses [23]–[25]. The thermal management of the rotor is a main concern in high-speed motors, since the high

Fig. 5: State-of-the-art single-bridge voltage source inverter (SB-VSI) solution for motor drives with a wide input-output voltage range. The SB-VSI is a two-stage converter, i.e. a dedicated DC/DC stage steps up the battery voltage U_i to a higher DC link voltage U_{DC}, while a DC/AC stage generates the three-phase motor voltage system. A differential-mode/common-mode (DM/CM) filter is placed before the motor in order to protect the latter from high du/dt.

rotational speed and the small rotor volume impede the rotor cooling. As a further advantage, the output filters mitigate the high $du/dt > 30\,kV/\mu s$, caused by the latest generation of GaN semiconductor devices [26], [27]. If not mitigated, high common-mode (CM) du/dt would lead to premature bearing failure due to parasitic CM currents [28]–[30], while differential-mode (DM) du/dt would stress the insulation of the motor windings [31].

In an effort to extract more performance from a DB-VSI, the unfolder modulation [32], [33] is investigated. There, only one out of the two VSIs is continuously operated with the switching frequency f_s, while the second VSI is operated with the fundamental motor frequency f_o. It is thereby possible to generate a three-phase voltage system for the motor, with the discontinuous, non-sinusoidal terminal voltages u_{a_1o} and u_{a_2o} of **Fig. 4(b.ii)**. Thanks to the unfolder modulation, the switching losses are reduced in half compared to the respective losses of the unipolar modulation, since the VSI which is operated with the low fundamental motor frequency f_o exhibits negligible switching losses. Furthermore, the fundamental frequency f_o operated VSI can be directly connected to the respective motor terminals. It is hence possible to dispense with half the filter passive components of the DB$_{II}$-VSI inverter (unipolar modulation). As a result, the simplified and more compact DB$_I$-VSI inverter variant of **Fig. 10** is derived, where the subscript "I" denotes that only one VSI is switched.

In **Sec. II**, the operating principle of the unipolar modulation and the unfolder modulation is explained. Subsequently, the stresses on the different inverter components are analytically derived in **Sec. III**. Three hardware prototypes are purposely designed and assembled in **Sec. IV**, corresponding to the DB$_{II}$-VSI (unipolar modulation), the DB$_I$-VSI (unfolder modulation) and the conventional SB-VSI. An experimental comparison of the efficiency η and power density ρ of the three hardware prototypes validates the superior performance of the DB-VSI inverter technology compared to a conventional SB-VSI and highlights the trade-offs between the two DB-VSI modulation strategies. The experimental verification is completed by integrating a DB-VSI inverter and a high-speed compressor in the same housing. The conclusions are drawn in **Sec. V**.

II. OPERATION PRINCIPLE

A DB-VSI inverter comprises two VSIs connected to the opposite sides of an open-end winding motor. Each VSI controls the voltage on one side of the open-end winding motor e.g. voltages u_{a_1o} and u_{a_2o} for phase a, and thus a three-phase motor voltage system is indirectly generated. The exact waveforms of the motor terminal voltage u_{a_1o} and u_{a_2o} depend on the employed modulation strategy. However, the motor phase voltages, which are equal to the difference of the motor terminal voltages, e.g. $u_{a_1a_2} = u_{a_1o} - u_{a_2o}$, must be sinusoidal regardless of the employed modulation strategy

$$
\begin{aligned}
u_{a_1a_2}(t) &= \hat{U}_o \sin(\omega_o t) \\
u_{b_1b_2}(t) &= \hat{U}_o \sin(\omega_o t - \frac{2\pi}{3}) \\
u_{c_1c_2}(t) &= \hat{U}_o \sin(\omega_o t + \frac{2\pi}{3}),
\end{aligned}
\tag{1}
$$

where $\omega_o = 2\pi f_o$ is the fundamental motor angular frequency. The modulation index M is defined as the ratio of the motor voltage amplitude with respect to the half of the fuel-cell voltage

$$
M = \frac{\hat{U}_o}{\frac{1}{2}U_i} = 0...2.
\tag{2}
$$

Each phase-leg is operated independently of the other two phases. Therefore, the analysis of the DB-VSI focuses only on phase-leg a, when possible. The derived results can be easily extended to the other two phases b and c.

A. DB$_{II}$-VSI Inverter - Unipolar Modulation

The DB$_{II}$-VSI of **Fig. 6** employs a unipolar modulation: Two complementary sinusoidally shaped duty cycles d_{a_1} and d_{a_2}, ranging within $0...1$, control the two half-bridges of phase a as shown in **Fig. 8**. Subsequently, the duty cycles d_{a_1} and d_{a_2} are compared to the respective carriers, in order to derive the gating signals of the semiconductor devices. In the case of unipolar modulation, the same carrier is used for the two half-bridges $\bar{a}_1$ and $\bar{a}_2$ of phase a [20]. Furthermore, an identical carrier is also used for phases b and c.

The duty cycles d_{a_1} and d_{a_2} are derived

$$
d_{a_1} = \frac{1 + d_a}{2}, \quad d_{a_2} = \frac{1 - d_a}{2},
\tag{3}
$$

Fig. 6: DB$_{\mathrm{II}}$-VSI inverter solution driving an open-end winding motor. A unipolar modulation is employed i.e. both VSIs are continuously operated with the switching frequency f_s. A DM/CM output filter is placed at each side of the open-end winding motor in order to protect the latter from high du/dt.

Fig. 7: Voltage equivalent circuit of the DB$_{\mathrm{II}}$-VSI inverter, which allows to assess voltage quality of the motor. Each switch-node voltage is broken down into four components: low-frequency (LF) common-mode (CM) voltage ($u_{\bar{o}_1,\mathrm{CM}}|_{f_o}$), LF differential-mode (DM) voltage ($u_{\bar{a}_1,\mathrm{DM}}|_{f_o}$), high-frequency (HF) CM voltage ($u_{\bar{o}_1,\mathrm{CM}}|_{f_s}$) and HF DM voltage ($u_{\bar{a}_1,\mathrm{DM}}|_{f_s}$).

where d_a is

$$d_a(t) = \frac{u_{a_1 a_2}}{U_i} = \frac{\hat{U}_o}{U_i} \sin(\omega_o t) \overset{(2)}{=} \frac{M}{2} \sin(\omega_o t). \qquad (4)$$

The terminal motor voltages $u_{a_1 o}$ and $u_{a_2 o}$, which are proportional to the control duty cycles d_{a_1} and d_{a_2}, have a complementary sinusoidal shape as shown in **Fig. 4(b.i)** and are equal to

$$\begin{aligned}
u_{a_1 o} &= \left[d_{a_1}(t) - \frac{1}{2} \right] U_i = +\frac{\hat{U}_o}{2} \sin(\omega_o t) \\
u_{a_2 o} &= \left[d_{a_2}(t) - \frac{1}{2} \right] U_i = -\frac{\hat{U}_o}{2} \sin(\omega_o t).
\end{aligned} \qquad (5)$$

The motor phase voltage is also sinusoidal $u_{a_1 a_2} = u_{a_1 o} - u_{a_2 o} = \hat{U}_o \sin(\omega_o t)$.

As a result of the unipolar modulation, both VSIs are continuously operated over time with the switching frequency f_s as is illustrated in **Fig. 8**. Accordingly, both switch-node voltages $u_{\bar{a}_1 o}$ and $u_{\bar{a}_2 o}$ feature a two-level PWM voltage profile, as shown in **Fig. 7(b.i)**. In order to protect the motor from the switch-node PWM voltages (du/dt), two DM/CM output filters ($L_o - C_o$) are used (one for each VSI), as visualized in **Fig. 6**. Those DM/CM output filters are based on passive components and belong to the filter family of DC link referenced filters [34], [35], i.e. the filter capacitors C_o are connected/referenced to the negative DC rail n. This feedback connection of the capacitors C_o to the DC link allows to

Fig. 8: Unipolar modulation: Two complementary sinusoidal duty cycles control the two half-bridges $\bar{a}_1$ and $\bar{a}_2$ of phase a, resulting in continuous switching over time.

suppress both the DM and the CM du/dt of the semiconductor devices, resulting in a continuous/smooth motor phase voltage.

The motor voltage quality, is now analysed in detail. To this end, each thee-phase switch-node voltage system, e.g. $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$, is substituted by a voltage equivalent circuit [30], [36]. Accordingly, the DB_{II}-VSI of **Fig. 6** can be represented by the equivalent circuit of **Fig. 7(a)**. For example, the two-level PWM voltage of the switch-node $\bar{a}_1$, illustrated in **Fig. 7(b.i)**, is broken down into

$$u_{\bar{a}_1 o} = u_{\bar{o}_1, CM} + u_{\bar{a}_1, DM}. \tag{6}$$

The quantity $u_{\bar{o}_1, CM}$ is the switch-node CM voltage. As shown in **Fig. 7(b.ii)**, $u_{\bar{o}_1, CM}$ is a four-level PWM voltage and can be further broken down into

$$u_{\bar{o}_1, CM} = u_{\bar{o}_1, CM}\big|_{f_o} + u_{\bar{o}_1, CM}\big|_{f_s}, \tag{7}$$

where $u_{\bar{o}_1, CM}\big|_{f_o}$ is the low-frequency (LF) CM voltage component and $u_{\bar{o}_1, CM}\big|_{f_s}$ is the high-frequency (HF) CM voltage component. The quantity $u_{\bar{a}_1, DM}$ of (6) is the DM switch-node voltage. As depicted in **Fig. 7(b.iii)**, $u_{\bar{a}_1, DM}$ is a five-level PWM voltage and can be further broken down into

$$u_{\bar{a}_1, DM} = u_{\bar{a}_1, DM}\big|_{f_o} + u_{\bar{a}_1, DM}\big|_{f_s}, \tag{8}$$

where $u_{\bar{a}_1, DM}\big|_{f_o}$ is the LF DM voltage component and $u_{\bar{a}_1, DM}\big|_{f_s}$ is the HF DM voltage component. The LF voltage terms $u_{\bar{o}_1, CM}\big|_{f_o}$ and $u_{\bar{a}_1, DM}\big|_{f_o}$ are directly related to the employed modulation strategy and the corresponding duty cycles d_{a_1} and d_{a_2}. The HF terms $u_{\bar{a}, DM}\big|_{f_s}$ and $u_{\bar{o}, CM}\big|_{f_s}$ are related to the PWM switching frequency f_s. The different switch-node voltage components of (7)-(8) are illustrated in **Fig. 7(b)**. Note that, the breakdown of a switch-node voltage into HF/LF and DM/CM voltage components (6)-(8) can be extended to the second VSI switch-node voltage system $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$.

The two-level PWM switch-node voltages $u_{\bar{a}_1 o}$ and $u_{\bar{a}_2 o}$ of phase a are processed by the two DM/CM filters. As a result, the motor terminal voltages $u_{a_1 o}$ and $u_{a_2 o}$ are smooth and continuous. The DM/CM output filters allow the LF switch-node voltage components to pass through intact, resulting in the motor terminal voltages of (5). In contrast, the DM/CM output filters attenuate the HF switch-node voltage components

Fig. 9: Unfolder modulation: Only half-bridge $\bar{a}_1$ is continuously operated with the switching frequency f_s, while the second half-bridge $\bar{a}_2$ of phase a is operated with the fundamental motor frequency f_o.

resulting into a voltage ripple Δu_{a_1} and Δu_{a_2} at the motor terminals, as is derived in the following. For a filter inductor L_o The maximum inductor current ripple amplitude (single-side) ΔI_{L_o} can be calculated as

$$\Delta I_{L_o} = \frac{U_i}{8 L_o f_s}. \tag{9}$$

Accordingly, the maximum occurring voltage ripple amplitude (single-side) ΔU_{C_o} at the output filter capacitor C_o is

$$\Delta U_{C_o} = \frac{\Delta I_{L_o}}{8 C_o f_s} \overset{(9)}{=} \frac{U_i}{64 f_s^2 L_o C_o}. \tag{10}$$

The voltage ripple Δu_{C_o} (with a repetition frequency equal to the switching frequency f_s) appears across the capacitors of the two used output filters, since both VSIs are continuously operated with the switching frequency f_s. In other words, a voltage ripple appears on either side of the open-end winding motor i.e. at the motor terminals $[a_1, b_1, c_1]$ and $[a_2, b_2, c_2]$ when unipolar modulation is employed with a maximum value of

$$\Delta U_{a_1 o} = \Delta U_{a_2 o} = \Delta U_{C_o} = \frac{U_i}{64 f_s^2 L_o C_o}. \tag{11}$$

After quantifying the voltage of the open-end winding motor terminals individually, the motor CM voltage is now analysed. The CM voltage at each side of the open-end winding motor is

$$\begin{aligned} u_{o_1, CM}(t) &= \frac{u_{a_1 o} + u_{b_1 o} + u_{c_1 o}}{3} \\ u_{o_2, CM}(t) &= \frac{u_{a_2 o} + u_{b_2 o} + u_{c_2 o}}{3}. \end{aligned} \tag{12}$$

The motor CM voltage is defined at the middle of the motor winding as

$$u_{o, CM}(t) = \frac{u_{o_1, CM} + u_{o_2, CM}}{2}. \tag{13}$$

Accordingly, a zero CM voltage is calculated in the case of unipolar modulation, based on (5),(12) and (13)

$$u_{o_1, CM} = u_{o_2, CM} = u_{o, CM} = 0, \tag{14}$$

Fig. 10: DB$_I$-VSI inverter solution driving an open-end winding motor. An unfolder modulation is employed, i.e. only one VSI is operated with the switching frequency f_s, while the second VSI is operated with the fundamental motor frequency f_o. Only one output filter is placed between the high-frequency operated VSI and the motor, in order to protect the latter against high $\mathrm{d}u/\mathrm{d}t$.

Fig. 11: Voltage equivalent circuit of the DB$_I$-VSI inverter, which allows to assess voltage quality of the motor. Each switch-node voltage is broken down into four components: low-frequency (LF) common-mode (CM) voltage ($u_{\bar{o}_1,CM}|_{f_o}$), LF differential-mode (DM) voltage ($u_{\bar{a}_1,DM}|_{f_o}$), high-frequency (HF) CM voltage ($u_{\bar{o}_1,CM}|_{f_s}$) and HF DM voltage ($u_{\bar{a}_1,DM}|_{f_s}$). The unfolder modulation causes a CM voltage on the motor, with a rectangular shape and a repetition frequency equal to three times the fundamental motor frequency $3f_o$.

which guarantees low electric stress on the motor. The unipolar modulation is summarized in **Tab. II**.

B. DB$_I$-VSI Inverter - Unfolder Modulation

The DB$_I$-VSI of **Fig. 10** employs an unfolder modulation. That is, only one out of the two VSIs is continuously operated with the switching frequency f_s, while the second VSI is operated with the fundamental motor frequency f_o. The resulting discontinuous duty cycles d_{a_1} and d_{a_2} for phase a are shown

in **Fig. 9** and are calculated

$$ d_{a1} = \begin{cases} d_a, & d_a \geq 0 \\ 1+d_a, & d_a < 0 \end{cases}, \quad d_{a2} = \begin{cases} 0, & d_a \geq 0 \\ 1, & d_a < 0 \end{cases}, \quad (15) $$

where d_a is given in **(4)**. The terminal motor voltages u_{a_1o} and u_{a_2o} are proportional to the control duty cycles d_{a_1} and d_{a_2}, respectively and are

$$ \begin{aligned} u_{a_1o} &= \left[d_{a_1}(t) - \frac{1}{2} \right] U_i = \hat{U}_o \sin(\omega_o t) - \frac{U_i}{2} \mathrm{rec}(\omega_o t) \\ u_{a_2o} &= \left[d_{a_2}(t) - \frac{1}{2} \right] U_i = -\frac{U_i}{2} \mathrm{rec}(\omega_o t), \end{aligned} \quad (16) $$

where $\mathrm{rec}(x)$ is a rectangular function

$$\mathrm{rec}(x) = \begin{cases} 1, & 0 < x \le \pi \\ -1, & \pi < x \le 2\pi \end{cases}. \tag{17}$$

The two motor terminal voltages are non-sinusoidal and discontinuous as shown in **Fig. 4(b.ii)**, but result in a sinusoidal motor phase voltage $u_{a_1 a_2} = u_{a_1 o} - u_{a_2 o} = \hat{U}_o \sin(\omega_o t)$. Only the VSI $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$ which is operated with the switching frequency f_s requires a dedicated output filter. In contrast, the VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$ which is operated with the fundamental motor frequency f_o does not require a dedicated output filter and hence can be directly connected to the respective motor terminals $[a_2, b_2, c_2]$. Therefore, the simplified filter configuration of the DB$_I$-VSI shown in **Fig. 10** is derived.

The motor voltage quality is now analysed in detail. To this end, the DB$_I$-VSI of **Fig. 10** can be represented by the equivalent circuit of **Fig. 11(a)**. Similar to the DB$_{II}$-VSI analysis, each switch-node voltage is broken down into HF/LF and DM/CM voltage components as described by **(6)**-**(8)**. In particular, the switch-node voltage $u_{\bar{a}_1 o}$ of the half-bridge $\bar{a}_1$, which is operated with the switching frequency f_s, features a two-level PWM voltage profile as illustrated in **Fig. 11(b.i)**. Accordingly, this switch-node voltage can be broken down into a four-level PWM CM voltage component $u_{\bar{o}_1, CM}$ of **Fig. 11(b.ii)** and a five-level PWM DM voltage component $u_{\bar{a}_1, DM}$ of **Fig. 11(b.iii)**. In contrast, the switch-node voltage $u_{\bar{a}_2 o}$ of the half-bridge $\bar{a}_2$, which is operated with the motor fundamental frequency f_o, features a two-level rectangular (not PWM) voltage profile with a repetition frequency equal to the fundamental frequency f_o (cf. **Fig. 11(b.i)**). This switch-node voltage can be broken down according to **(6)** into a two-level rectangular CM voltage component $u_{\bar{o}_2, CM}$ with repetition frequency equal to three times the fundamental frequency $3f_o$ (cf. **Fig. 11(b.ii)**) and a five-level rectangular DM voltage component $u_{\bar{a}_2, DM}$ with a repetition frequency equal to the fundamental frequency f_o (cf. **Fig. 11(b.iii)**).

The switch-node $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$ voltages of the switching frequency operated VSI are processed by the output filter: The output filter allows the LF switch-node voltage components to pass through intact, resulting in the LF motor terminal voltage $u_{a_1 o}$ of **(16)**. In contrast, the output filter attenuates the HF switch-node $\bar{a}_1$ voltage components, resulting into a small motor terminal voltage ripple $\Delta u_{a_1 o}$. The voltage ripple $\Delta u_{a_1 o}$ at the motor terminal a_1 is equal to the voltage ripple ΔU_{C_o} across the output filter capacitor C_o which is given in **(10)**. The switch-node $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$ voltages of the fundamental frequency operated VSI are directly applied to the respective motor terminals $[a_2, b_2, c_2]$. Therefore, the motor terminal voltage $u_{a_2 o}$ of **(16)** results, while no voltage ripple appears at the motor terminals $[a_2, b_2, c_2]$. Accordingly, the worst case voltage ripple amplitude (single-side) at the motor terminals a_1 and a_2 is

$$\Delta U_{a_1 o} = \frac{U_i}{64 f_s^2 L_o C_o}, \quad \Delta U_{a_2 o} = 0. \tag{18}$$

TABLE II: Unipolar modulation (DB$_{II}$-VSI) and unfolder modulation (DB$_I$-VSI) summary.

	DB$_{II}$-VSI	DB$_I$-VSI
d_{a_1}	$\frac{1}{2}(1 + d_a)$	$\begin{cases} d_a, & d_a \ge 0 \\ 1 + d_a, & d_a < 0 \end{cases}$
d_{a_2}	$\frac{1}{2}(1 - d_a)$	$\begin{cases} 0, & d_a \ge 0 \\ 1, & d_a < 0 \end{cases}$
$u_{a_1 o}$	$+\frac{1}{2}\hat{U}_o \sin(\omega_o t)$	$\hat{U}_o \sin(\omega_o t) - \frac{1}{2}U_i \mathrm{rec}(\omega_o t)$
$u_{a_2 o}$	$-\frac{1}{2}\hat{U}_o \sin(\omega_o t)$	$-\frac{1}{2}U_i \mathrm{rec}(\omega_o t)$
$\Delta U_{a_1 o}$	$\frac{U_i}{64 f_s^2 L_o C_o}$	$\frac{U_i}{64 f_s^2 L_o C_o}$
$\Delta U_{a_2 o}$	$\frac{U_i}{64 f_s^2 L_o C_o}$	0
$u_{o, CM}$	0	$-\frac{1}{6}U_i \mathrm{rec}(3\omega_o t)$

A sinusoidal motor voltage $u_{a_1 a_2} = \hat{U}_o \sin(\omega_o t)$ and the variable $d_a = \frac{1}{2}M \sin(\omega_o t)$ are assumed.

The overall motor CM voltage is now analysed. The CM voltage at each side of the open-end winding motor is calculated based on **(12)** and **(16)**

$$u_{o_1, CM}(t) = u_{o_2, CM}(t) = -\frac{U_i}{6}\mathrm{rec}(3\omega_o t). \tag{19}$$

In the case of unfolder modulation, a residual LF CM voltage appears at the motor terminals which is highlighted with red in **Fig. 11(b.ii)**. This CM voltage has a rectangular shape, a repetition frequency equal to three times the fundamental motor frequency $3f_o$ and an amplitude of $\frac{U_i}{6}$. The CM voltages on the two sides of the open-end winding motor are equal. If the CM voltages $u_{o_1, CM}$ and $u_{o_2, CM}$ would not be equal, then substantial circulating CM currents would appear in the DB$_I$-VSI inverter. The motor CM voltage, is calculated on the middle of the motor winding based on **(13)** as

$$u_{o, CM}(t) = -\frac{U_i}{6}\mathrm{rec}(3\omega_o t). \tag{20}$$

At the edges of the rectangular motor CM voltage, du/dt appears on the motor bearing. Then, CM current can flow through the motor bearing, which is represented by the parasitic capacitor C_m in **Fig. 11(a)**. It is sown in [37], that the expected lifetime of the motor bearing decreases as higher CM RMS current flows through the bearing. For the case of the DB$_{II}$-VSI, du/dt appears only six times during a fundamental period T_o (cf. **Fig. 11(b.ii)**). Therefore, the bearing CM RMS current is low and hence non-critical for the motor reliability. The unfolder modulation is summarized in **Tab. II**.

III. COMPONENT STRESSES

In this section, the voltage/current stresses on the different DB-VSI components and the switching/conductions losses are analytically derived. The results are calculated for a drive system with the specifications of **Tab. I**, however, the presented concepts are general and can be accordingly applied to drive systems with different specifications. For the considered application example, the nominal fuel-cell

Fig. 12: Inductor RMS current ripple for (orange) DB_{II}-VSI employing unipolar modulation and (yellow) DB_I-VSI employing unfolder modulation. The RMS current ripple is normalized with respect to the maximum occurring local RMS current ripple $\Delta I_{L_o,\text{RMS,max}}$ **(34)**.

Fig. 13: Semiconductor losses breakdown into switching and conduction losses for (yellow) DB_I-VSI employing unfolder modulation, (orange) DB_{II}-VSI employing unipolar modulation and (blue) conventional SB-VSI. The numeric values are calculated for nominal motor power/voltage (i.e. modulation index $M = 2$), using the parameters of **Tab. III**.

voltage is $U_i = 40\,\text{V}$, while motor voltage ranges within $\hat{U}_o = 0\,\text{V}...40\,\text{V}$ (phase amplitude). An inverter system that can operate under any load power factor (PF) $\cos(\phi) < 1$ is desirable in this case study. Hence, the output voltage-current phase shift is $\phi = -90^\circ...90^\circ$ (i.e. capacitive or inductive load behaviour). Accordingly, the transferred apparent power $S = 0\,\text{W}...1000\,\text{W}$, active power P, fuel-cell current I_i and motor fundamental motor current amplitude $\hat{I}_o$ can be expressed as a function of the modulation index M **(2)** and the PF $\cos(\phi)$ as

$$S = M^2 \frac{3U_i^2}{8R}, \quad P = M^2 \frac{3U_i^2}{8R}\cos(\phi),$$
$$I_i = M^2 \frac{3U_i}{8R}\cos(\phi), \quad \hat{I}_o = M\frac{U_i}{2R}, \tag{21}$$

where $R = 3\hat{U}_{o,\text{max}}^2/2P_{\text{max}} = 2.4\,\Omega$. The highest component stresses and semiconductor losses appear at nominal power $P = 1000\,\text{W}$, nominal motor voltage $\hat{U}_o = 40\,\text{V}$ and unity power factor $\cos(\phi) = 1$. In order to simplify the analysis, the current ripple of the filter inductors L_o is neglected, unless stated otherwise.

First, the component stresses which are independent of the employed modulation strategy (unipolar or unfolder modulation) are derived. The voltage stress on the power semiconductor devices is analysed. All the semiconductor devices of a DB-VSI are blocking and/or switching the fuel-cell voltage U_i. Hence, the maximum fuel-cell voltage $U_{i,\text{max}} = 120\,\text{V}$ (at no load operating condition), with some additional safety margin dictates the voltage rating of the employed semiconductor devices. For this reason, $200\,\text{V}$ rated GaN semiconductor devices are selected.

In a second step, the RMS current stress on the semiconductor devices is calculated

$$I_{Ta_1,\text{RMS}} = I_{Ta_2,\text{RMS}} = \frac{\hat{I}_o}{\sqrt{2}}\frac{1}{\sqrt{2}}$$
$$I_{Ta_3,\text{RMS}} = I_{Ta_4,\text{RMS}} = \frac{\hat{I}_o}{\sqrt{2}}\frac{1}{\sqrt{2}}. \tag{22}$$

The above current stress expressions do not depend neither on the modulation strategy, nor on the power factor $\cos(\phi)$. The current stresses are symmetric, i.e. the high-side and the low-side semiconductor devices of each of the employed half-bridges conduct the same RMS current. Hence, the DB-VSI inverter can conduct the nominal motor current $\hat{I}_o$ and torque under any operating condition of the motor, e.g. during motor acceleration, starting from standstill. Assuming that the two VSIs comprising the DB-VSI are identical and based on the RMS current stresses of **(22)**, the resulting total semiconductor devices' conduction losses are

$$P_{cd} = 6\frac{\hat{I}_o^2}{2}R_{T,\text{on}}, \tag{23}$$

where $R_{T,\text{on}}$ is the on-state resistance of each (unipolar) power semiconductor device. It is reminded, that for the above calculation of the conduction losses, the current ripple of the filter inductors L_o is neglected.

The input capacitance value C_i is now selected. The capacitor C_i conducts the switched input current $i_i(t)$ of the DB-VSI. The worst case current, flowing through the input capacitor over a switching period T_s is $i_i(t) = \frac{1}{2}\hat{I}_o\text{rec}(2\pi f_s t)$ The input capacitor current is in this case rectangular, with 50% duty cycle and has an amplitude of $\hat{I}_o/2$. Accordingly, a high (local) RMS current stress on the input capacitor $I_{C_i,\text{RMS}} = \hat{I}_o/2$ results. Based on the rectangular current waveform $i_i(t) = \frac{1}{2}\hat{I}_o\text{rec}(2\pi f_s t)$, the worst case voltage ripple across the input capacitor C_i and/or the fuel-cell is

$$\Delta U_i = \frac{\hat{I}_o}{8f_s C_i}. \tag{24}$$

Therefore, in order to limit the input voltage ripple to a sufficiently low value ΔU_i the input capacitance must be

$$C_i \geq \frac{\hat{I}_o}{8f_s \Delta U_i}. \tag{25}$$

The resulting input capacitance value C_i is inversely proportional to the switching frequency f_s and is typically small. It is noted here, that there is no need for low-frequency

energy storage in a balanced three-phase system. In summary, the input capacitor must conduct a high-frequency switched current with a high RMS value $I_{C_i,\mathrm{RMS}}$, while a low capacitance C_i is typically required. Ceramic and film capacitors feature a low series resistance, thus can conduct the high RMS current $I_{C_i,\mathrm{RMS}}$ without generating excessive losses. Therefore, ceramic or film capacitors are suggested for the C_i realization. Ceramic capacitors are in general more compact but more expensive than film capacitors. Therefore, the choice between the two capacitor types depends on the design priority, i.e. low volume or low cost.

A. DB$_{II}$-VSI Inverter - Unipolar Modulation

The switching losses for the unipolar modulation (DB$_{II}$-VSI) are now analytically calculated. To this end, the switching energy dissipation E_{sw} for each hard switching transition of a half-bridge is approximated as a linear function of the commutation current I_{sw} as

$$E_{\mathrm{sw}}(I_{\mathrm{sw}}) = k_0 + k_1 I_{\mathrm{sw}}. \tag{26}$$

Accordingly, the switching power dissipation for a switching frequency f_s is

$$P_{\mathrm{sw}}(I_{\mathrm{sw}}) = f_s E_{\mathrm{sw}} = f_s(k_0 + k_1 I_{\mathrm{sw}}). \tag{27}$$

The parameters k_0 and k_1 depend on the switched voltage U_{sw}. Namely the parameter k_0 represents the constant part of the switching losses and is calculated in literature [38] (assuming unipolar power semiconductors) as

$$k_0(U_{\mathrm{sw}}) = Q_{\mathrm{oss}}(U_{\mathrm{sw}}) \cdot U_{\mathrm{sw}}, \tag{28}$$

where Q_{oss} is the electric charge stored in the non-linear output parasitic capacitance C_{oss} of the MOSFET

$$Q_{\mathrm{oss}}(U_{\mathrm{sw}}) = \int_0^{U_{\mathrm{sw}}} C_{\mathrm{oss}}(u)\mathrm{d}u. \tag{29}$$

The parameter $k_1(U_{\mathrm{sw}})$ represents the linear, current dependent part of the switching losses, and is specific to the semiconductor technology and the gate driver circuit [39], [40].

Subsequently, the expression **(27)** for the switching losses is applied to the two switched VSIs of the DB$_{II}$-VSI inverter, where the commutation current varies over time in a sinusoidal fashion. In order to account for the sinusoidal current waveform, an integration of **(27)** over the fundamental period T_o is performed. The resulting sum of the switching losses for all three phases of the DB$_{II}$-VSI are

$$P_{\mathrm{sw}}\left(\hat{I}_o\right) = 6f_s\left[k_0 + k_1\frac{2}{\pi}\hat{I}_o\right]. \tag{30}$$

The switching losses comprise two components, a constant part $6f_s k_0$ which is independent of the converter load and a linear part $6f_s k_1 2\hat{I}_o/\pi$ (proportional to the average value of a sinusoidal current half cycle) which increases linearly with

the output current $\hat{I}_o$ and is used to characterise the load state. The maximum switching losses occur for maximum motor voltage/power. Based on the above calculations, the switching losses are unaffected by the load power factor $\cos(\phi)$. Two alternative modulation strategies, which reduce the overall switching losses of the DB$_{II}$-VSI are detailed in **Appx. A**.

The passive components of the two DM/CM output filters are now selected. In particular, six inductors L_o and six capacitors C_o are employed in total. For a filter inductor L_o The maximum inductor current ripple amplitude (single-side) ΔI_{L_o} is given by **(9)**. Accordingly, in order to limit the current ripple to a maximum value ΔI_{L_o} the inductor L_o value should be

$$L_o \geq \frac{U_i}{8\Delta I_{L_o}f_s}. \tag{31}$$

The maximum occurring voltage ripple amplitude (single-side) ΔU_{C_o} at the output filter capacitor C_o is given by **(10)**. Therefore, in order to limit the voltage ripple to a maximum value $\Delta U_{C_o} \simeq 1\,\mathrm{V}$, which is safe for the motor operation, the capacitance C_o values should be

$$C_o \geq \frac{U_i}{64f_s^2 L_o \Delta U_{C_o}}. \tag{32}$$

The inductor L_o losses are now investigated. In general, there is a direct relation between the inductor losses and the RMS inductor current ripple $\Delta I_{L_o,\mathrm{RMS}}$, as a high RMS current ripple results in a high frequency RMS flux density and hence substantial core losses [41]. In addition, a high RMS current ripple causes high-frequency winding losses due to skin and proximity effect. Therefore, the RMS inductor current ripple $\Delta I_{L_o,\mathrm{RMS}}$ is a reasonable performance indicator for the design of the inductive components and is calculated in the following. The local (instantaneous) RMS current ripple of the half-bridge $\bar{a}_1$ (or $\bar{a}_2$) inductor is

$$\Delta i_{L_o,\mathrm{RMS}}(t) = 4d_{a_1}(1 - d_{a_1})\frac{U_i}{8\sqrt{3}L_o f_s}. \tag{33}$$

The worst case local RMS current ripple occurs for $d_{a_1} = 0.5$ and is equal to

$$\Delta I_{L_o,\mathrm{RMS,max}} = \frac{U_i}{8\sqrt{3}L_o f_s}. \tag{34}$$

In order to calculate the global (total) RMS current ripple, an integration of **(33)** over the fundamental period T_o is performed, resulting in a global RMS current ripple of

$$\Delta I_{L_o,\mathrm{RMS}}(M) = \sqrt{\frac{3}{128}M^4 - \frac{1}{4}M^2 + 1} \cdot \frac{U_i}{8\sqrt{3}L_o f_s}. \tag{35}$$

The global RMS current ripple of the inductor is illustrated in **Fig. 12**, while the maximum value occurs for modulation index $M = 0$.

TABLE III: DB-VSI component stresses, calculated for unipolar and unfolder modulation, at the full-load operating condition of **Tab. I**. Numerical values are derived for the hardware prototype parameters of **Tab. IV** and **V**.

		DB_{II}-VSI		DB_I-VSI
T_1, T_2, T_3, T_4 Voltage PK		$U_T = 40\,V$		$U_T = 40\,V$
T_1, T_2, T_3, T_4 Current RMS	**(22)**	$I_{T,RMS} = 8.3\,A$	**(22)**	$I_{T,RMS} = 8.3\,A$
Conduction Losses	**(23)**	$P_{cd} = 8.3\,W$	**(23)**	$P_{cd} = 8.3\,W$
Switching Losses	**(30)**	$P_{sw} = 13.4\,W$	**(36)**	$P_{sw} = 6.7\,W$
Total Semiconductor Losses		$P_{cd} + P_{sw} = 21.7\,W$		$P_{cd} + P_{sw} = 15\,W$
Efficiency Reduction		$\Delta\eta = -2.2\%$		$\Delta\eta = -1.5\%$
Output Inductor	**(31)**	$L_o = 2.5\,\mu H$	**(31)**	$L_o = 5\,\mu H$
PK Current Ripple	**(9)**	$\Delta I_{L_o} = 6.6\,A\ (40\%)$	**(9)**	$\Delta I_{L_o} = 3.3\,A\ (20\%)$
RMS Current Ripple	**(35)**	$\Delta I_{L_o,RMS} = 2.4\,A$	**(37)**	$\Delta I_{L_o,RMS} = 1.2\,A$
Output Capacitor	**(32)**	$C_o = 4\,\mu F$	**(32)**	$C_o = 2\,\mu F$
PK Voltage Ripple	**(10)**	$\Delta U_{C_o} = 0.7\,V\ (1.7\%)$	**(10)**	$\Delta U_{C_o} = 0.7\,V\ (1.7\%)$
Input Capacitor	**(25)**	$C_i = 10\,\mu F$	**(25)**	$C_i = 10\,\mu F$
PK Voltage Ripple	**(24)**	$\Delta U_{C_i} = 0.7\,V\ (1.7\%)$	**(24)**	$\Delta U_{C_i} = 0.7\,V\ (1.7\%)$

B. DB_I-VSI Inverter - Unfolder Modulation

In the case of unfolder modulation (DB_I-VSI) only the VSI $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$ is operated with the switching frequency f_s. The expression **(27)** for the switching losses is applied to the switching frequency operated VSI $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$. The resulting sum of the switching losses over a fundamental period T_o is

$$P_{sw}\left(\hat{I}_o\right) = 3f_s\left[k_0 + k_1\frac{2}{\pi}\hat{I}_o\right]. \quad (36)$$

The second VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$ is operated with the fundamental motor frequency f_o and hence exhibits negligible switching losses. Therefore, there is a loss imbalance between the first VSI $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$, which generates both switching and conduction losses, and the second VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$, which generates only conduction losses. The lower overall losses of the second VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$ allow for a smaller heatsink or even no heatsink at all for this VSI [42]. Thanks to the unfolder modulation, the overall switching losses are reduced by 50% compared to the unipolar modulation (DB_II-VSI) **(30)**.

Besides the lower switching losses, the unfolder modulation benefits from a simpler filter structure (cf. DB_I-VSI **Fig. 10**) compared to the unipolar modulation (cf. DB_II-VSI **Fig. 6**). The VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$ which is operated with the fundamental motor frequency f_o can be directly connected to the respective motor terminals $[a_2, b_2, c_2]$. Therefore, only three inductive components L_o in total are required, opposed to six inductive components in the case of the DB_II-VSI inverter. The two separate inductors per phase of the DB_II-VSI **(31)** are combined into a single inductor in the case of the DB_I-VSI. Hence each out of the three DB_I-VSI inductor features double the inductance value compared to each one out of the six DB_II-VSI inductors. The DB_I-VSI capacitance C_o value is selected to be half compared to the respective value of the DB_II-VSI capacitance **(32)**. Thereby, an output filter design with double the inductance but half the capacitance is selected for the case of the DB_I-VSI, which achieves the same overall attenuation as the respective DB_II-VSI output filter. Accordingly, the same maximum voltage ripple of $\Delta U_{C_o} \simeq 1\,V$ appears across the filter capacitors.

The RMS current ripple stress of the inductor is finally calculated. In order to calculate the global (total) RMS current ripple, an integration of **(33)** over the fundamental period T_o is performed. The resulting global RMS current ripple of the DB_I-VSI is

$$\Delta I_{L_o,RMS}(M) = \sqrt{\frac{3}{8}M^4 - \frac{16}{3\pi}M^3 + 2M^2} \cdot \frac{U_i}{8\sqrt{3}L_o f_s}, \quad (37)$$

and is illustrated in **Fig. 12**.

IV. EXPERIMENTAL VALIDATION

The proposed DB-VSI inverter concept is tested within the fuel-cell application of **Fig. 1** and **Tab. I**. A $10\,kW$ fuel-cell unit requires a continuous supply of oxygen, which is provided by the $280\,krpm$ high-speed electric compressor of **Fig. 2**. A motor drive system, directly supplied by the fuel-cell controls the electric compressor. The compressor drive system uses 10% of the fuel-cell power, i.e. $1\,kW$.

A. Design Procedure

In order to design a DB-VSI inverter, the switching frequency f_s must be selected. The previously derived in **Sec. III** component stresses depend on the switching frequency f_s, however the switching frequency is till now not explicitly defined. The switching frequency represents a crucial design trade-off. A high switching frequency allows to reduce the volume of the passive components, but at the same time increases the semiconductor switching losses and accordingly requires a larger semiconductor heatsink volume. In order to select an appropriate switching frequency, a multi-objective optimization routine, with respect to inverter efficiency η and power density ρ, is emplyed [44], [45], which assesses the performance of several DB-VSI inverter designs. The optimization routine includes the $200\,V$ rated EPC2034 GaN semiconductor devices [43], the heatsinks of the semiconductor devices [42], the inductive components L_o [41], [46], [47],

Fig. 14: DB_{II}-VSI inverter (cf. **Fig.6**) hardware prototype employing unipolar modulation. Dimensions $132\,\text{mm} \times 49\,\text{mm} \times 29\,\text{mm}$, power density 5.8 kW/dm^3 (95 W/in^3).

TABLE IV: DB_{II}-VSI hardware prototype parameter values, corresponding to the schematic diagram notation of **Fig. 6**.

DB_{II}-VSI - Unipolar Modulation	
Switching frequency f_s	300 kHz
Switches (2 devices parallel)	200 V EPC 2034
Switching parameters (40 V)	$k_0 = 3.6\,\mu\text{J}$, $k_1 = 0.4\,\mu\text{J/A}$
On-state resistance (100C°)	$R_{\text{T,on}} = 10\,\text{m}\Omega$
Inductance L_o	2.5 µH
Capacitance C_o	4 µF
Capacitance C_i	10 µF

Switching parameters are calculated based on [43].

Fig. 15: DB_{II}-VSI inverter experimentally measured waveforms at nominal operating condition $M = 2$, $P = 1\,\text{kW}$: Motor terminal a_1 (yellow) voltage and (blue) voltage ripple, motor terminal a_2 (red) voltage and (green) voltage ripple, and (grey) phase a motor voltage.

and the ceramic capacitors C_o, C_i. Based on the optimization results, a switching frequency of $f_s = 300\,\text{kHz}$ is selected. The selected benchmark designs for the DB_{II}-VSI and DB_I-VSI are given in **Tab. IV** and **Tab. V**, respectively. Using the analytic formulas derived in **Sec. III**, the inverter component stresses are calculated and summarized in **Tab. III**. There, the unipolar and unfolder modulation strategies are compared. Furthermore,

Fig. 16: DB_I-VSI inverter (cf. **Fig.10**) hardware prototype employing unfolder modulation. Dimensions $76\,\text{mm} \times 31\,\text{mm} \times 36\,\text{mm}$, power density 13.1 kW/dm^3 (215 W/in^3).

TABLE V: DB_I-VSI hardware prototype parameter values, corresponding to the schematic diagram notation of **Fig. 10**.

DB_I-VSI - Unfolder Modulation	
Switching frequency f_s	300 kHz
Switches (2 devices parallel)	200 V EPC 2034
Switching parameters (40 V)	$k_0 = 3.6\,\mu\text{J}$, $k_1 = 0.4\,\mu\text{J/A}$
On-state resistance (100C°)	$R_{\text{T,on}} = 10\,\text{m}\Omega$
Inductance L_o	5 µH
Capacitance C_o	2 µF
Capacitance C_i	10 µF

Switching parameters are calculated based on [43].

Fig. 17: DB_I-VSI inverter experimentally measured waveforms at nominal operating condition $M = 2$, $P = 1\,\text{kW}$: Motor terminal a_1 (yellow) voltage and (blue) voltage ripple, motor terminal a_2 (red) voltage and (green) voltage ripple, and (grey) phase a motor voltage.

the semiconductor losses of the selected DB-VSI, designs, are visualized in **Fig. 13**. The unfolder modulation generates the same semiconductor conduction losses but half switching losses, compared to the unipolar modulation.

Furthermore, **Tab. III** serves as a general design guideline and can be used for motor drive systems with different specifications. After the designer selects an appropriate switching

Fig. 18: SB-VSI inverter (cf. **Fig. 5**) hardware prototype. Dimensions $106\,\text{mm} \times 50\,\text{mm} \times 35\,\text{mm}$, power density $6\,\text{kW/dm}^3$ ($98\,\text{W/in}^3$).

TABLE VI: SB-VSI hardware prototype parameter values, corresponding to the schematic diagram notation of **Fig. 5**.

SB-VSI - DC/DC stage	
Switching frequency $f_{s,i}$	$300\,\text{kHz}$
Switches (2 devices parallel)	200 V EPC 2034
Switching parameters (80 V)	$k_0 = 11\,\mu\text{J}$, $k_1 = 1.1\,\mu\text{J/A}$
On-state resistance (100Cº)	$R_{\text{Ti,on}} = 10\,\text{m}\Omega$
Inductance L_i	$1.5\,\mu\text{H}$
Capacitance C_i	$10\,\mu\text{F}$
Capacitance C_{DC}	$25\,\mu\text{F}$
SB-VSI - DC/AC stage	
Switching frequency $f_{s,o}$	$300\,\text{kHz}$
Switches (1 device)	200 V EPC 2034
Switching parameters (80 V)	$k_0 = 5.5\,\mu\text{J}$, $k_1 = 1.1\,\mu\text{J/A}$
On-state resistance (100Cº)	$R_{\text{To,on}} = 20\,\text{m}\Omega$
Inductance L_o	$5\,\mu\text{H}$
Capacitance C_o	$2\,\mu\text{F}$

Switching parameters are calculated based on [43].

Fig. 19: SB-VSI inverter experimentally measured waveforms at nominal operating condition $M = 2, P = 1\,\text{kW}$: Phase a (yellow) output voltage and (blue) output voltage ripple.

frequency f_s, based on his/hers system specifications and the available semiconductor technology, **Tab. III** can be easily used in order to design a DB-VSI inverter.

For the sake of completeness, a conventional SB-VSI (cf. **Fig. 5**) is designed for the specifications of **Tab. I**. The detailed design process of a SB-VSI can be found in [48]. The selected SB-VSI benchmark design, features the same switching frequency of $f_s = 300\,\text{kHz}$, for both the DC/DC stage as well as the DC/AC stage. The SB-VSI component parameters are summarized in **Tab. VI**. The semiconductor losses of the selected SB-VSI design are depicted in **Fig. 13**. It is deduced, that the conventional SB-VSI inverter generates more than double semiconductor losses compared to a DB-VSI solutions, for the same switching frequency f_s. There are two main drivers of the high semiconductor losses in the case of the SB-VSI: **(i)** Two-stage energy conversion. The power P is processed twice, first in the DC/DC stage and subsequently in the DC/AC stage. **(ii)** High DC link voltage U_{DC}. The semiconductor devices of both the DC/DC stage and the DC/AC stage process/switch the high DC link voltage.

B. Experimental Results

Three inverter hardware prototypes are assembled:

(i) DB_{II}-VSI (unipolar modulation) of **Fig. 6**. The hardware prototype is shown in **Fig. 14** and the respective component parameters are given in **Tab. IV**.

(ii) DB_{I}-VSI (unfolder modulation) of **Fig. 10**. The hardware prototype is depicted in **Fig. 16** and the component parameters are summarized in **Tab. V**.

(iii) Conventional SB-VSI of **Fig. 5**. The hardware prototype is depicted in **Fig. 18**, while the component parameters are summarized in **Tab. VI**. This hardware serves as the state-of-the-art solution against which the following DB-VSI hardware prototypes will be compared to.

In order to enable a meaningful comparison, all the above hardware demonstrators feature the same switching frequency of $f_s = 300\,\text{kHz}$. In addition, the gate driver circuit of the employed MOSFETs features a dead time of $40\,\text{ns}$, a turn-on gate resistance of $5\,\Omega$ and a turn-off gate resistance of $0\,\Omega$.

First, the performance of the three hardware prototypes is experimentally compared. The conventional SB-VSI hardware prototype achieves a power density of $\rho = 6\,\text{kW/dm}^3$ (including case, cooling system and control electronics) and the lowest efficiency of $\eta = 96\%$ at $P = 1\,\text{kW}$ nominal operation. There are two main reasons behind the SB-VSI low efficiency: **(i)** The SB-VSI features two energy conversion stages (DC/DC stage and DC/AC stage), and thus suffers high losses. **(ii)** The semiconductor devices of both the DC/DC stage and the DC/AC stage have to process/switch the high DC link voltage $U_{\text{DC}} = 80\,\text{V}$, a fact that leads to high switching losses.

The DB_{II}-VSI features in contrast a single energy conversion stage. By employing a unipolar modulation, the DB_{II}-VSI achieves a power density of $\rho = 5.8\,\text{kW/dm}^3$ and a nominal efficiency of $\eta = 97.4\%$. The DB_{II}-VSI is $\Delta\eta = +1.4\%$ more efficient than the SB-VSI for a similar power

Fig. 20: Performance $[\rho, \eta]$ of (blue) conventional SB-VSI, (orange) DB_{II}-VSI and (yellow) DB_I-VSI hardware prototypes.

TABLE VII: Performance summary of the three inverter prototypes.

Inverter	Power Density ρ	Efficiency η
SB-VSI*	6kW/dm^3 (98W/in^3)	96%
DB_{II}-VSI	5.8kW/dm^3 (95W/in^3)	97.4%
DB_I-VSI	13.1kW/dm^3 (215W/in^3)	98.1%

*The efficiency is measured for an input voltage of $U_i = 60\,V$

density. Even though the DB_{II}-VSI features two VSIs (six half-bridges) continuously operated with the switching frequency f_s (compared to only four half-bridges for the SB-VSI), the semiconductor devices only process/switch the low nominal fuel-cell voltage of $U_i = 40\,V$ (compared to the high DC link voltage $U_{DC} = 80\,V$ of the SB-VSI). Since the switching losses scale with the square of the commutation voltage, the DB_{II}-VSI, generates lower overall switching losses than SB-VSI.

The DB_I-VSI achieves a very high power density of $\rho = 13.1\,kW/dm^3$ and the best nominal efficiency of $\eta = 98.1\%$. Compared to the SB-VSI, the DB_I-VSI allows to more than double the power density $\Delta\rho = +118\%$, while at the same time increases the efficiency by $\Delta\eta = +2.1\%$. This remarkable performance leap is achieved thanks to the unfolder modulation: **(i)** Only one VSI is continuously operated with the switching frequency f_s, while the second VSI is operated with the fundamental motor frequency f_o. As a results, the switching losses are kept low. **(ii)** The fundamental frequency operated VSI can be directly connected to the motor, resulting in a simplified and more compact filter configuration. The comparison of the three hardware prototypes performance is summarized in **Fig. 20** and **Tab. VII**, while the whole efficiency profile of the three inverter prototypes is illustrated in **Fig. 21**.

Finally, the motor voltage quality is assessed. Experimentally measured waveforms of the conventional SB-VSI are shown in **Fig. 19**, where a sinusoidal motor phase voltage u_{an} is generated. Superimposed to the motor phase voltage u_{an}, there is a voltage ripple Δu_{an} due to the PWM operation of the half-bridge $\bar{a}$. In particular, the switch-node $\bar{a}$ two-level PWM voltage acquires two voltage values $u_{\bar{a}n} = \{0\,V, 80\,V\}$ and is processed by a DM/CM output filter ($L_o = 5\,\mu H, C_o = 2\,\mu F$). Thanks to the attenuation of the output filter (-31dB at the frequency $f_s = 300\,kHz$), a worst case voltage ripple value of $\Delta U_{an} = 1.4\,V$ is attained.

The DB_{II}-VSI employs a unipolar modulation, while ex-

Fig. 21: Efficiency profile of (blue) conventional SB-VSI, (orange) DB_{II}-VSI and (yellow) DB_I-VSI. Note that, the efficiency of the SB-VSI is measured for an input voltage of $U_i = 60\,V$, while the efficiency of the DB-VSIs is measured for $U_i = 40\,V$.

perimentally measured waveforms for phase a are depicted in **Fig. 15**. The DB_{II}-VSI features complementary sinusoidal motor terminals voltages u_{a_1n} and u_{a_2n}, resulting in an also sinusoidal motor phase voltage $u_{a_1a_2} = u_{a_1n} - u_{a_2n}$. In addition, each motor terminal a_1 and a_2 voltage features a voltage ripple Δu_{a_1n} and Δu_{a_2n} due to the PWM operation of the respective half-bridges $\bar{a}_1$ and $\bar{a}_2$. Namely, each two-level PWM switch-node $\bar{a}_1$ and $\bar{a}_2$ voltage acquires two voltage values $u_{\bar{a}_1n} \equiv u_{\bar{a}_2n} = \{0\,V, 40\,V\}$ and is possessed by a DM/CM output filter ($L_o = 2.5\,\mu H, C_o = 4\,\mu F$). Thanks to the attenuation of the filter (the same -31dB attenuation at the frequency $f_s = 300\,kHz$ as the SB-VSI), a worst case voltage ripple of $\Delta U_{a_1n} = \Delta U_{a_2n} = 0.7\,V$, is attained, on either side of the motor. The worst case voltage ripple stress on phase a motor winding is the sum of the voltage ripple stresses of the respective terminals a_1 and a_2. Therefore, the overall voltage ripple stress in the case of the DB_{II}-VSI is $\Delta U_{a_1n} + \Delta U_{a_2n} = 1.4\,V$, which the sane as in the case of the SB-VSI.

The DB_I-VSI employs an unfolder modulation, while experimentally measured waveforms for phase a are illustrated in **Fig. 17**. The DB_I-VSI features discontinuous motor terminals voltages u_{a_1n} and u_{a_2n}, however, the motor phase voltage $u_{a_1a_2} = u_{a_1n} - u_{a_2n}$ is sinusoidal. Only the motor terminal a_1 voltage features a voltage ripple Δu_{a_1n} due to the PWM operation of the respective half-bridge $\bar{a}_1$, while the motor terminal a_2 voltage features no voltage ripple $\Delta u_{a_2n} = 0$ because the respective half-bridge $\bar{a}_2$ is operated with the motor fundamental frequency f_o. In particular, the two-level PWM switch-node $\bar{a}$ voltage acquires two voltage values $u_{\bar{a}_1n} = \{0\,V, 40\,V\}$ and is possessed by an output filter ($L_o = 5\,\mu H, C_o = 2\,\mu F$). Thanks to the attenuation of the filter (the same -31dB attenuation at the frequency $f_s = 300\,kHz$ as the SB-VSI), a worst case voltage ripple of $\Delta U_{a_1n} = 0.7\,V$ appears. The worst case voltage ripple stress on phase a motor winding is $\Delta U_{a_1n} + \Delta U_{a_2n} = 0.7\,V$, which is half compared to the respective value for the SB-VSI and/or the DB_{II}-VSI.

Although the DB_I-VSI benefits from a lower voltage ripple stress on the motor, it causes a residual CM voltage on the motor windings. In particular, at each discontinuity of the

Fig. 22: Integrated high-speed 280 krpm compressor/inverter prototype, employing DB-VSI technology and designed by Celeroton AG.

motor terminal voltages $u_{a_1 n}$ and $u_{a_2 n}$ of **Fig. 17** a CM du/dt appears on the motor. As illustrated in figure **Fig. 11**, the DB_I-VSI results in a motor CM voltage with rectangular shape and a repetition frequency equal to three time the motor fundamental frequency $3f_o$. This rectangular LF CM voltage is a disadvantage of the DB_I-VSI, but because of the low repetition frequency of $3f_o$ it does not compromise the motor reliability over the drive system lifetime.

The DB-VSI technology allows for a performance improvement far beyond the SB-VSI state-of-the-art solution. The choice between the DB_{II}-VSI (unipolar modulation) and DB_I-VSI (unfolder modulation) inverter variants represents a crucial trade-off: The latter DB_I-VSI offers exceptionally high performance, in terms of both efficiency and power density, but results in a residual CM voltage on the motor. In contrast, the former DB_{II}-VSI solution sacrifices some of the performance but achieves a better motor voltage quality, with lower CM du/dt. Besides the better performance of the DB-VSI technology compared to conventional SB-VSI solutions, the high DB-VSI power density enables a seamless integration of the inverter in the motor housing [17]–[19]. An integrated inverter-compressor example is depicted in **Fig. 22**. The integration of the inverter further adds to the DB-VSI concept advantages: The open-end winding motor is directly attached to the inverter, eliminating the need for cumbersome and costly shielded motor cables. Finally, the inverter integration adds value for the end user, since the latter receives a complete inverter-motor product and thus is not burdened with the complicated inverter-motor installation.

V. CONCLUSIONS

The double-bridge voltage source inverter (DB-VSI) technology is comprehensively analysed in this paper. A DB-VSI

comprises two independent VSIs connected to the opposite sides of an open-end winding motor (without neutral point). This inverter topology is an excellent choice for variable-speed motor drive systems, supplied by a fuel-cell (or a battery). The fuel-cell exhibits a wide DC voltage variation, which must be taken into account by the inverter stage. The DB-VSI excellently utilizes its DC input voltage, hence guarantees the full speed/voltage range of the motor, independent of the DC voltage fluctuation of the fuel-cell.

Two DB-VSI inverter variants and/or modulation strategies are comparatively evaluated:
(i) Unipolar modulation strategy of **Fig. 8**. This modulation corresponds to the DB_{II}-VSI variant of **Fig. 6** and the hardware prototype of **Fig. 14**.
(ii) Unfolder modulation strategy of **Fig. 9**. This modulation corresponds to the DB_I-VSI variant of **Fig. 10** and the hardware prototype of **Fig. 16**.
Both DB-VSI variants incorporate an AC output filter in order to protect the motor from du/dt originating from the wide-bandgap semiconductor devices' fast switching transitions. A comparison between the two modulation strategies reveals that the unfolder modulation offers exceptionally high performance, in terms of both efficiency and power density, but results in a residual CM voltage on the motor. In contrast, the unipolar modulation sacrifices some of the inverter performance but completely eliminates the motor CM voltage.

Finally, the DB-VSI topology is compared to the state-of-the-art inverter solution of **Fig. 5**, which features tow energy conversion stages. Compared to the state-of-the-art hardware prototype of **Fig. 18**, the DB-VSI technology achieves a performance leap of $\Delta\eta = +2.1\%$ higher efficiency and $\Delta\rho = +118\%$ higher power density.

APPENDIX A

ALTERNATIVE MODULATION STRATEGIES

Two alternative modulation strategies that improve the efficiency of the DB_{II}-VSI (cf. **Fig. 6**) are now detailed. First, the hybrid modulation is analysed. This modulation strategy resembles the unfolder modulation of **Fig. 9**, but instead of an abrupt change of the duty cycles d_{a_1} and d_{a_2} at $t = T_o/2$, a soft (gradual) transition takes place. The respective duty cycles of the hybrid modulation are illustrated in **Fig. 23(a)** and are analytically derived

$$d_{a1} = \begin{cases} d_a, & d_a \geq \dfrac{d^*}{2} \\ \dfrac{1}{2} - \dfrac{d_a}{d^*} + d_a, & -\dfrac{d^*}{2} \leq d_a < \dfrac{d^*}{2} \\ 1 + d_a, & d_a < -\dfrac{d^*}{2} \end{cases} , \qquad (38)$$

$$d_{a2} = \begin{cases} 0, & d_a \geq \dfrac{d^*}{2} \\ \dfrac{1}{2} - \dfrac{d_a}{d^*}, & -\dfrac{d^*}{2} \leq d_a < \dfrac{d^*}{2} \\ 1, & d_a < -\dfrac{d^*}{2} \end{cases} , \qquad (39)$$

Fig. 23: (a) Hybrid modulation: Only half-bridge $\bar{a}_1$ is continuously operated with the switching frequency f_s, while the second half-bridge $\bar{a}_2$ of phase a is operated for a small fraction of the fundamental period with the switching frequency f_s. (b) CM voltage on the middle of the motor windings.

Fig. 24: (a) Alternative unfolder modulation: Both half-bridge $\bar{a}_1$ and $\bar{a}_2$ of phase a are partially operated, for half of the fundamental period T_o, with the switching frequency f_s. (b) CM voltage on the middle of the motor windings.

where d_a is given in (4) and d^* is a design parameter that defines the slope of the soft transition at $t = T_o/2$. According to the hybrid modulation, the VSI $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$ is continuously operated with the switching frequency f_s. The second VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$ is partially operated with the switching frequency f_s, for only a fraction of the fundamental period T_o (around the zero crossing of the motor phase voltage). By reducing the switching transitions of the VSI $[\bar{a}_2, \bar{b}_2, \bar{c}_2]$, the hybrid modulation is able to achieve lower switching losses compared to the unipolar modulation (30). As a result of the hybrid modulation, a CM voltage appears on the motor windings which is visualized in **Fig. 23(b)**. The motor CM voltage is calculated based on the equivalent circuit of **Fig. 7**, has a trapezoidal shape and a repetition frequency equal to three times the fundamental frequency $3f_o$. In summary, the hybrid modulation allows to reduce the switching losses of the unipolar modulation at the expense of a higher CM voltage stress on the motor. It is finally noted, that for a design parameter $d^* = 2$ the hybrid modulation is equivalent to the unipolar modulation of (3), while for $d^* = 0$ the hybrid modulation is equivalent to the unfolder modulation of (15).

Subsequently, the alternative unfolder modulation is described, which is suitable for the DB_{II}-VSI of **Fig. 6**. The sinusoidally shaped duty cycles d_{a_1} and d_{a_2} of **Fig. 24(a)** control the two VSIs and are equal to

$$d_{a1} = \begin{cases} d_a, & d_a \geq 0 \\ 0, & d_a < 0 \end{cases}, \quad d_{a2} = \begin{cases} 0, & d_a \geq 0 \\ -d_a, & d_a < 0 \end{cases}, \quad (40)$$

where d_a is given in (4). Both half-bridge $\bar{a}_1$ and $\bar{a}_2$ of phase a are partially operated with the switching frequency f_s, for half of the fundamental period T_o. The alternative unfolder moudulation resembles the unfolder modulation of **Fig. 9**, in that only three out of the six in total half-bridges are

operated with the switching frequency f_s at any given moment in time. However, in contrast to the unfolder modulation, where only half-bridges belonging to the VSI $[\bar{a}_1, \bar{b}_1, \bar{c}_1]$ are continuously operated with the switching frequency f_s, in the case of alternative unfolder modulation both VSIs share an equal amount of switching transitions over the fundamental period T_o. The main disadvantage of the alternative unfolder modulation strategy is the asymmetric RMS current stress it causes on the semiconductor devices. As a result, of the alternative unfolder modulation a CM voltage appears on the motor windings which is visualized in **Fig. 24(b)**. The motor CM voltage is calculated based on the equivalent circuit of **Fig. 7**, has a sinusoidal shape and a repetition frequency equal to six times the fundamental frequency $6f_o$.

ACKNOWLEDGMENT

REFERENCES

[1] C. Zwyssig, J. W. Kolar, and S. D. Round, "Megaspeed drive systems: pushing beyond 1 million r/min," *IEEE/ASME Transactions on Mechatronics*, vol. 14, no. 5, pp. 564–574, Oct. 2009.

[2] M. A. Rahman, A. Chiba, and T. Fukao, "Super high speed electrical machines - summary," in *Proceedings of IEEE Power Engineering Society General Meeting*, Jun. 2004, pp. 1272–1275.

[3] K. Jin, X. Ruan, M. Yang, and M. Xu, "A hybrid fuel cell power system," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 4, pp. 1212–1222, 2009.

[4] Celeroton. (2017) Radial turbo compressor CT-17-1000.GB. [Online]. Available: https://www.celeroton.com/fileadmin/user_upload/produkte/kompressor/datasheets/Datenblatt-CT-17-1000.GB.pdf

[5] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based pwm-vsi drives," *IEEE Transactions on Power Electronics*, vol. 14, no. 1, pp. 49–61, Jan. 1999.

[6] E. G. Shivakumar, K. Gopakumar, S. K. Sinha, A. Pittet, and V. T. Ranganathan, "Space vector pwm control of dual inverter fed open-end winding induction motor drive," in *Proceedings of 16th Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, vol. 1, Mar. 2001, pp. 399–405 vol.1.

[7] M. Mengoni, A. Amerise, L. Zarri, A. Tani, G. Serra, and D. Casadei, "Control scheme for open-ended induction motor drives with a floating capacitor bridge over a wide speed range," *IEEE Transactions on Industry Applications*, vol. 53, no. 5, pp. 4504–4514, 2017.

[8] B. Wang, G. Localzo, G. E. Murr, J. Wang, A. Griffo, C. Gerada, and T. Cox, "Overall assessments of dual inverter open winding drives," in *Proceedings of IEEE International Electric Machines Drives Conference (IEMDC)*, 2015, pp. 1029–1035.

[9] Y. Lee and J. Ha, "Power enhancement of dual inverter for open-end permanent magnet synchronous motor," in *Proceedings of 28th Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2013, pp. 1545–1551.

[10] H. Stemmler and P. Guggenbach, "Configurations of high-power voltage source inverter drives," in *Proceedings of 5th European Conference on Power Electronics and Applications*, Sep. 1993, pp. 7–14 vol.5.

[11] Y. Kawabata, E. Ejiogu, and T. Kawabata, "Vector-controlled double-inverter-fed wound-rotor induction motor suitable for high-power drives," *IEEE Transactions on Industry Applications*, vol. 35, no. 5, pp. 1058–1066, 1999.

[12] K. Chen, P. Delarue, A. Bouscayrol, P. Vidal, and M. Pietrzak-David, "Minimum copper loss and power distribution control strategies of double-inverter-fed wound-rotor induction machines using energetic macroscopic representation," *IEEE Transactions on Energy Conversion*, vol. 25, no. 3, pp. 642–651, 2010.

[13] Y. Han and J. Ha, "Single external source control of doubly-fed induction machine using dual inverter," in *Proceedings of IEEE Energy Conversion Congress and Exposition*, 2013, pp. 2079–2085.

[14] K. Hatua and V. T. Ranganathan, "A novel vsi- and csi-fed dual stator induction motor drive topology for medium-voltage drive applications," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 8, pp. 3373–3382, 2011.

[15] H. Akagi, "Multilevel converters: Fundamental circuits and systems," *Proceedings of the IEEE*, vol. 105, no. 11, pp. 2048–2065, 2017.

[16] Bosch GmbH, "Antriebsvorrichtung brennstoffzelleneinheit," Patent DE 10 2009 047 573 A1, 2011.

[17] T. M. Jahns and H. Dai, "The past, present, and future of power electronics integration technology in motor drives," *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 3, pp. 197–216, Sep. 2017.

[18] A. Stippich, C. H. Van Der Broeck, A. Sewergin, A. H. Wienhausen, M. Neubert, P. Schülting, S. Taraborrelli, H. V. Hoek, and R. W. De Doncker, "Key components of modular propulsion systems for next generation electric vehicles," *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 4, pp. 249–258, Dec. 2017.

[19] R. A. Torres, H. Dai, W. Lee, T. M. Jahns, and B. Sarlioglu, "Current-source inverters for integrated motor drives using wide-bandgap power switches," in *Proceedings of IEEE Transportation Electrification Conference and Expo (ITEC)*, 2018, pp. 1002–1008.

[20] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics : Converters, Applications, and Design*, 2002.

[21] Ray-Shyang Lai and K. D. T. Ngo, "A pwm method for reduction of switching loss in a full-bridge inverter," *IEEE Transactions on Power Electronics*, vol. 10, no. 3, pp. 326–332, 1995.

[22] R. Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless inverter for single-phase photovoltaic systems," *IEEE Transactions on Power Electronics*, vol. 22, no. 2, pp. 693–697, 2007.

[23] L. Schwager, A. Tuysuz, C. Zwyssig, and J. W. Kolar, "Modeling and comparison of machine and converter losses for pwm and pam in high-speed drives," *IEEE Transactions on Industry Applications*, vol. 50, no. 2, pp. 995–1006, Mar. 2014.

[24] S. Li, Y. Li, W. Choi, and B. Sarlioglu, "High-speed electric machines: challenges and design considerations," *IEEE Transactions on Transportation Electrification*, vol. 2, no. 1, pp. 2–13, Mar. 2016.

[25] A. Tuysuz, A. Schaubhut, C. Zwyssig, and J. W. Kolar, "Model-based loss minimization in high-speed motors," in *Proceedings of International Electric Machines Drives Conference (IEMDC)*, May. 2013, pp. 332–339.

[26] E. A. Jones, F. Wang, D. Costinett, Z. Zhang, B. Guo, B. Liu, and R. Ren, "Characterization of an enhancement-mode 650-v gan hfet," *in Proceedings of IEEE Energy Conversion Congress and Exposition (ECCE USA)*, Sep. 2015, pp. 400–407.

[27] D. Bortis, O. Knecht, D. Neumayr, and J. W. Kolar, "Comprehensive evaluation of gan git in low- and high-frequency bridge leg applications," in *Proceedings of IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia)*, May 2016, pp. 21–30.

[28] S. Schroth, D. Bortis, and J. W. Kolar, "Impact of stator grounding in low power single-phase ec-motors," in *Proceedings of IEEE Applied Power Electronics Conference and Exposition (APEC)*, Mar. 2014, pp. 783–790.

[29] M. R. Baiju, K. K. Mohapatra, R. S. Kanchan, and K. Gopakumar, "A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive," *IEEE Transactions on Power Electronics*, vol. 19, no. 3, pp. 794–805, May 2004.

[30] J. Kalaiselvi and S. Srinivas, "Bearing currents and shaft voltage reduction in dual-inverter-fed open-end winding induction motor with reduced cmv pwm methods," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 1, pp. 144–152, Jan. 2015.

[31] M. Kaufhold, H. Aninger, M. Berth, J. Speck, and M. Eberhardt, "Electrical stress and failure mechanism of the winding insulation in pwm-inverter-fed low-voltage induction motors," *IEEE Transactions on Industrial Electronics*, vol. 47, no. 2, pp. 396–402, Apr. 2000.

[32] C. Marxgut, F. Krismer, D. Bortis, and J. W. Kolar, "Ultraflat inter-leaved triangular current mode (tcm) single-phase pfc rectifier," *IEEE Transactions on Power Electronics*, vol. 29, no. 2, pp. 873–882, Feb. 2014.

[33] L. Huber, Y. Jang, and M. M. Jovanovic, "Performance evaluation of bridgeless pfc boost rectifiers," *IEEE Transactions on Power Electronics*, vol. 23, no. 3, pp. 1381–1390, 2008.

[34] D. Rendusara and P. Enjeti, "New inverter output filter configuration reduces common mode and differential mode dv/dt at the motor terminals in pwm drive systems," in *Proceedings of 28th Annual IEEE Power Electronics Specialists Conference (PESC)*, Jun. 1997, pp. 1269–1275.

[35] D. A. Rendusara and P. N. Enjeti, "An improved inverter output filter configuration reduces common and differential modes dv/dt at the motor terminals in pwm drive systems," *IEEE Transactions on Power Electronics*, vol. 13, no. 6, pp. 1135–1143, Nov. 1998.

[36] K. Zhou and D. Wang, "Relationship between space-vector modulation and three-phase carrier-based pwm: a comprehensive analysis," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 1, pp. 186–196, Feb. 2002.

[37] D. Busse, J. Erdman, R. J. Kerkman, D. Schlegel, and G. Skibinski, "Bearing currents and their relationship to pwm drives," *IEEE Transactions on Power Electronics*, vol. 12, no. 2, pp. 243–252, 1997.

[38] M. Kasper, R. M. Burkart, G. Deboy, and J. W. Kolar, "ZVS of power mosfets revisited," *IEEE Transactions on Power Electronics*, vol. 31, no. 12, pp. 8063–8067, Dec. 2016.

[39] G. Deboy, O. Haeberlen, and M. Treu, "Perspective of loss mechanisms for silicon and wide band-gap power devices," *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 2, pp. 89–100, Aug. 2017.

[40] J. A. Anderson, E. J. Hanak, L. Schrittwieser, M. Guacci, J. W. Kolar, and G. Deboy, "All-silicon 99.35% efficient three-phase seven-level hybrid neutral point clamped/flying capacitor inverter," *CPSS Transactions on Power Electronics and Applications*, vol. 4, no. 1, pp. 50–61, Mar. 2019.

[41] P. Papamanolis, F. Krismer, and J. W. Kolar, "Minimum loss operation of high-frequency inductors," in *Proceedings of IEEE Applied Power Electronics Conference (APEC)*, Mar. 2018, pp. 1756–1763.

[42] C. Gammeter, F. Krismer, and J. W. Kolar, "Weight optimization of a cooling system composed of fan and extruded-fin heat sink," *IEEE Transactions on Industry Applications*, vol. 51, no. 1, pp. 509–520, Jan. 2015.

[43] M. Guacci, J. A. Anderson, K. L. Pally, D. Bortis, J. W. Kolar, M. J. Kasper, J. Sanchez, and G. Deboy, "Experimental characterization of silicon and gallium nitride 200V power semiconductors for modular/multilevel converters using advanced measurement techniques," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2019.

[44] J. W. Kolar, F. Krismer, Y. Lobsiger, J. Muehlethaler, T. Nussbaumer, and J. Miniboeck, "Extreme efficiency power electronics," in *Proceedings of 7th International Conference on Integrated Power Electronics Systems (CIPS)*, Mar. 2012, pp. 1–22.

[45] D. Bortis, D. Neumayr, and J. W. Kolar, "$\eta\rho$-pareto optimization and comparative evaluation of inverter concepts considered for the google

little box challenge," in *In Proceedings of IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL)*, Jun. 2016, pp. 1–5.

[46] R. M. Burkart, H. Uemura, and J. W. Kolar, "Optimal inductor design for 3-phase voltage-source pwm converters considering different magnetic materials and a wide switching frequency range," in *Proceedings of International Power Electronics Conference (IPEC - ECCE Asia)*, May 2014, pp. 891–898.

[47] M. J. Nave, "On modeling the common mode inductor," in *Proceedings of IEEE International Symposium on Electromagnetic Compatibility*, Jul. 1991, pp. 452–457.

[48] M. Antivachis, J. A. Anderson, D. Bortis, and J. W. Kolar, "Analysis of a synergetically controlled two-stage three-phase dc/ac buck-boost converter," *CPSS Transactions on Power Electronics and Applications*, vol. 5, no. 1, pp. 34–53, 2020.

Michael Antivachis (M'16) received his B.Sc. degree in electrical and computer engineering from the National Technical University of Athens (NTUA). He then received his M.Sc. and Ph.D. degree from the Swiss Federal Institute of Technology (ETH) Zurich in 2016 and 2020, respectively. Since 2016, he is with the Power Electronic Systems Laboratory (PES) of ETH Zurich as a scientific researcher. His research interests include high-speed motor drive systems, efficient and power dense inverter solutions employing wide-bandgap semiconductor devices, inverter-motor integration, and low EMI emission profile inverters.

Dan Wu received the B.Sc. degree in electrical engineering from North China Electrical Power University (NCEPU) in 2016 and M.Sc degree in electrical engineering from Swiss Federal Institute of Technology (ETH) in 2019. From September 2018 to June 2019, she took the role of research assistant in Power Electronic Systems Laboratory (PES) of ETH Zurich, focusing on hardware design of high-speed motor drives. Since September 2019, she works as R&D engineer in ABB Power Grids.

Dominik Bortis (M'08) received the M.Sc. and Ph.D. degree in electrical engineering from the Swiss Federal Institute of Technology (ETH) Zurich, Switzerland, in 2005 and 2008, respectively. In May 2005, he joined the Power Electronic Systems Laboratory (PES), ETH Zurich, as a Ph.D. student. From 2008 to 2011, he has been a Postdoctoral Fellow and from 2011 to 2016 a Research Associate with PES, co-supervising Ph.D. students and leading industry research projects. Since January 2016 Dr. Bortis is heading the research group Advanced Mechatronic Systems at PES, which concentrates on ultra-high speed motors, magnetic bearings and bearingless drives, new linear-rotary actuator and machine concepts with integrated power electronics. In this context, multi-objective optimizations concerning weight/volume/efficiency/costs, the analysis of interactions of power electronics and electric machines, and EMI are given special attention. Targeted applications include advanced industry automation and manufacturing, e.g. highly dynamic and precise positioning systems, medical and pharmaceutical systems, e.g. ultra-high purity and blood pumps, and future mobility concepts, including motors and actuators for hybrid and electric vehicles, more electric aircraft and satellites. Dr. Bortis has published more than 90 scientific papers in international journals and conference proceedings. He has filed 32 patents and has received 6 IEEE Conference Prize Paper Awards.

Johann W. Kolar (F'10) is a Fellow of the IEEE and received his M.Sc. degree in Industrial Electronics and Control Engineering and his Ph.D. degree in Electrical Engineering (summa cum laude/promotio sub auspiciis praesidentis rei publicae) from the Vienna University of Technology, Austria, in 1997 and 1999, respectively. Since 1984, he has been working as independent researcher and international consultant in close collaboration with the Vienna University of Technology, in the fields of power electronics, industrial electronics and high performance drive systems. He is currently a Full Professor and the Head of the Power Electronic Systems Laboratory at the Swiss Federal Institute of Technology (ETH) Zurich. He has proposed numerous novel PWM converter topologies, modulation and control concepts, multi-objective power electronics design procedures, etc. and has supervised 75+ Ph.D. students. He has published 900+ scientific papers in international journals and conference proceedings, 4 book chapters, and has filed 190+ patents. He has presented 30+ educational seminars at leading international conferences, has served as IEEE PELS Distinguished Lecturer from 2012 through 2016, and has received 36 IEEE Transactions and Conference Prize Paper Awards, the 2014 IEEE Power Electronics Society R. David Middlebrook Achievement Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2016 IEEE PEMC Council Award, and two ETH Zurich Golden Owl Awards for excellence in teaching. He has initiated and/or is the founder of 4 ETH Spin-off companies. The focus of his current research is on ultra-compact and ultra-efficient SiC and GaN converter systems, ANN-based power electronics components and systems design, Solid-State Transformers, Power Supplies on Chip, as well as ultra-high speed and ultra-light weight drives, bearingless motors, and energy harvesting.