

Optimal Design of a Two-Winding Inductor Bouncer Circuit

D. Bortis, J. Biela and J. W. Kolar
 Power Electronic Systems Laboratory, ETH Zurich
 Email: bortis@lem.ee.ethz.ch

Abstract—In many pulsed power applications the flatness of the output pulse is an important characteristic to enable proper system operation, whereas a pulse flatness within less than a few percent has to be achieved. In power modulators based on capacitor discharge this voltage droop is mainly defined by the input capacitance. In order to overcome this problem, in power modulators systems, compensation circuits are added, whereby in spite of a smaller storage capacitor a flat pulse top is achieved. Depending on the pulse duration, different approaches for voltage droop compensation exist. For short pulse durations, in the range of several μs , only passive solutions or bouncer circuits are applicable.

In this paper the design and optimization of a two-winding inductor bouncer circuit is presented in order to achieve an output voltage droop of less than 1%. Due to the realized galvanic isolation a new degree of freedom is obtained, which allows an adaption of the bouncer circuit's voltage and current rating to standard semiconductor switches. With an optimal design of the two-winding inductor bouncer circuit for the existing system, the volume of the input capacitor is reduced by a factor of 10.5 and the stored energy is decreased by a factor of 24 compared to system without bouncer circuit.

I. INTRODUCTION

In many pulsed power applications the flatness of the output pulse is an important characteristic to enable proper system operation. Often a pulse flatness within less than a few % has to be achieved. In power modulators based on capacitor discharge, as for example shown in Fig. 1, this results in a relatively large capacitor bank. There, the voltage droop is mainly defined by the input capacitance C_{in} , the pulse duration, and the output power. In the considered application with the specifications given in Table I, where the voltage droop Δ is limited to less than 1%, the stored energy $E_{C_{in}}$ in the input capacitor C_{in} would exceed the pulse energy E_p by more than 50 times in order to guarantee the specifications.

$$\frac{E_p}{E_{C_{in}}} = \frac{\frac{1}{2}C_{in}(V_{C_{in}}^2 - (1 - \Delta)V_{C_{in}}^2)}{\frac{1}{2}C_{in}V_{C_{in}}^2} = \frac{1}{2\Delta + \Delta^2} \quad (1)$$

Therefore, on the one hand the capacitor bank will get bulky and expensive, and on the other hand a lot of energy is stored in the system, which could be a problem concerning safety aspects during a system fault. Furthermore, in case of a transformer based power modulator (cf. Fig. 1), the magnetizing inductance and the other parasitic components, like the winding resistances, the pulse generator's internal resistance, or the transformer leakage inductance, lead to an additional voltage droop [1].

In order to overcome the problem of a large storage capacitor, compensation circuits are used, which enable a flat pulse top in spite of a small storage capacitor. Depending on the pulse duration, different approaches for droop compensation exist. For long pulse modulators based on multi-stage modulators, like Marx-generators, the voltage droop can be incrementally corrected by successively turning on additional stages during the pulse [2], [3]. Another possibility is to add a switched-mode power supply to the modulator, which compensates the voltage droop [4]. Due to the high resulting switching frequency for pulse durations in the range of a few μs , switched-mode compensation circuits are not suitable due to the high switching losses. Therefore,




Fig. 1: **a)** Schematic of the transformer based 20 MW 5 μs solid-state power modulator, **b)** pulse generator unit with four parallel connected IGBT modules and **c)** step up pulse transformer.

TABLE I: Specification of the power modulator.

DC link voltage $V_{C_{in}0}$	1000 V
Output voltage V_{out}	170 kV
Pulse duration T_p	5 μs
Output power P_{out}	20 MW
Repetition frequency f_{rep}	200 Hz
Output voltage droop Δ	< 1%
Turns ratio $N_1:N_2$	1 : 170

usually passive solutions or bouncer circuits are applied. The LR-network is the simplest way to compensate the voltage droop, but the additional losses can become significant [1], [5], so that this circuit is not very attractive.

Alternatively, with a resonant LC bouncer circuit, a pulse flatness within $\pm 0.5\%$ over several μs to ms can be achieved [2], [6], [7]. The bouncer produces an almost linearly decreasing voltage and compensates the approximately linear voltage droop of the storage capacitor. However, usually the bouncer is connected in series to the main pulse generation unit and through the resonant bouncer flows a current higher than the nominal pulse current. Additionally, for transformer based power modulators, where a low primary voltage is used (cf. Table I, $V_{C_{in}} = 1\text{ kV}$), the voltage across the bouncer switch is not adequate for existing semiconductors. Even if the bouncer circuit is placed on the secondary of a transformer, the voltage droop, which has to be compensated, would not be suitable for modern power semiconductors as it is in the range of several kV.

Therefore, a two-winding inductor bouncer circuit is presented in this paper, which allows an adaption of the bouncer circuit's voltage and current rating to standard semiconductor switches, like IGBT-modules for traction.

First, in **section II** the functionality of the conventional bouncer circuit is explained in detail, which is the basis for the new two-winding inductor bouncer circuit. In the new bouncer circuit, the galvanic isolation results in a new degree of freedom, which enables an optimal design of the bouncer circuit with respect to voltage and current ratings of the semiconductors. In **section III** a mathematical description of the two-winding inductor bouncer circuit is derived and based on these equations the two-winding inductor bouncer circuit is designed and optimized for the given modulator specifications in **section IV**. In the optimization, the bouncer circuit is designed regarding a minimum overall volume of the power modulator system. However, with the presented procedure also an optimization

concerning other criteria, like losses or stored energy, is possible.

Based on the optimization procedure, a bouncer circuit is designed and in **section V** simulation results are presented, validating the design, which results in a more than 10 times smaller volume and 24 times less stored energy. There, also the influence and dependency of parameter tolerances as well as of additional system parasitics are considered.

II. OPERATION OF BOUNCER CIRCUIT

The conventional LC bouncer circuit as shown in Fig. 2a) consists of capacitor C_c , which has to be charged to the voltage V_{Cc0} before a pulse is generated, inductor L_c , and switch S_b . The bouncer circuit is directly connected in series to the load R_l or to the primary winding of the pulse transformer. Therefore, during the pulse duration T_p , when both switches S_m and S_b are turned on and voltage drops across any parasitics or the switches are neglected, the output voltage equals the difference of the input voltage $v_{Cin}(t)$ and the voltage at the bouncer capacitor $v_{Cc}(t)$. Consequently, the input voltage droop ΔV_{Cin} has to be same as the voltage droop of the bouncer capacitor C_c (cf. Fig. 2b)), so that the difference and therewith also the output voltage V_{out} is constant.

The voltage droop at the bouncer capacitor C_c is generated by the current $i_{Lc}(t)$ and the to the primary referred load current I_{in} . In order to obtain an equal voltage droop at C_{in} and C_c , a current

$$i_{Lc}(t) = i_{in}(t) + i_{Cc}(t), \quad (2)$$

which is equal to the sum of the load current $i_{in}(t)$ and the bouncer current $i_{Cc}(t)$, has to be built up in the inductor L_c before the main pulse is generated.

The current $i_{Lc}(t)$ is built up by closing switch S_b during the magnetizing interval T_m before the main pulse, i.e. S_m is open. With S_b closed a LC-oscillation with sinusoidal currents and voltages is started (cf. Fig. 3 and 4a)).

As soon as the current in the inductor L_c exceeds a defined value or the bouncer capacitor C_c is discharged to a voltage V_{Cc1} , the main pulse is generated by closing switch S_m at t_1 . According to Kirchhoff's current law, during the pulse interval T_p , an almost constant pulse current I_{in} starts to flow through the bouncer inductor L_c , whereas the current $i_{Cc}(t)$ immediately decreases by the same amplitude I_{in} (cf. Fig. 4b)). Consequently, also the rate of discharge of the bouncer capacitor C_c is decreased (cf. Fig 3). With a correctly designed bouncer circuit an equal voltage droop at C_{in} and C_c is achieved during the pulse interval T_p , which results in a constant output voltage V_{out} . Depending on the design and timing of the bouncer circuit, the capacitor voltage $v_{Cc}(t)$ can also reach values below 0 V at




Fig. 2: Series connection of the transformer based power modulator with the conventional bouncer circuit.




Fig. 3: Waveforms of the bouncer voltage V_{Cc} , the capacitor current i_{Cc} and the inductor current i_{Lc} during one pulse period.

the end of the pulse interval T_p , when S_m is turned off (cf. Fig 3). This, for example, enables a compensation of twice the voltage droop for a given capacitor voltage V_{Cc0} assuming, that $v_{Cc}(t)$ varies from $+V_{Cc0}$ to $-V_{Cc0}$.

After the pulse, when S_m is opened, the capacitor current $i_{Cc}(t)$ increases again by I_{in} and equals i_{Lc} (cf. Fig 3 and (2)). Capacitor C_c is further discharged during the demagnetizing interval T_d until the bouncer current reaches 0 A (cf. Fig. 4c)).

In the recovery interval T_r after the demagnetization, the negative capacitor voltage $v_{Cc}(t)$ leads to a negative current i_{Lc} in L_c and recharges the bouncer capacitor C_c (cf. Fig 3 and Fig. 4d)). Moreover, during T_r , soft switching can be achieved by opening switch S_b , while the current i_{Cc} flows in the diode D_b and it is also possible to use a pulse thyristor to obtain a large current capability and low conduction losses.

If the described LC bouncer circuit is connected to the primary of the considered power modulator, where an input voltage droop of $\Delta V_{Cin} = 100 \text{ V}$ ($= 10\%$) is assumed, the capacitor voltage C_c would be around 200 – 300 V and the peak current in the bouncer circuit would reach values about 30 – 50 kA. On the other hand, if the circuit is inserted on the secondary, the capacitor voltage C_c would be around 17 – 30 kV with a current of 300 – 400 A.




Fig. 4: Voltages and current paths during a) the magnetizing interval T_m , b) the pulse interval T_p , c) the demagnetizing interval T_d and d) the recovery interval T_r .




Fig. 5: Schematic of the existing power modulator with the proposed two-winding inductor bouncer circuit.

In both cases, due to the high current or the high voltage, no existing semiconductor switches can be employed without connecting several switches in parallel or in series.

To overcome this problem a second winding is added to the inductor L_c . This extension leads to the two-winding inductor bouncer circuit, which allows an adaption of the bouncer circuit's voltage and current rating to standard semiconductor switches (cf. Fig. 5).

The two-winding inductor acts like a transformer of a fly-back converter with a step-up ratio of $N_{b1}:N_{b2}$, whereas the magnetizing inductance equals inductance L_c (cf. Fig. 5). As with the conventional bouncer circuit, the additional transformer is connected in series to the existing system and has to be magnetized before the output pulse is generated.

In order to optimize the design of the bouncer circuit, so that a minimum volume or maximum efficiency results, an analytic model of the circuit and an optimization procedure is required. The analytic equations of the bouncer circuit are derived in the next section.

III. MATHEMATICAL DESCRIPTION

The operating principle of the two-winding inductor bouncer circuit is basically the same as that of the conventional bouncer circuit without galvanic isolation. Therefore, the mathematical equations are derived with the simple circuit schematic shown in Fig. 6 in order to simplify the considerations. In this figure all circuit values are referred to the secondary of the pulse transformer.

The insertion of the two-winding inductor only results in a transformation of the calculated bouncer circuit parameters depending on the turns ratio $N_{b1}:N_{b2}$ (cf. Fig. 2).

In order to achieve a constant output voltage V_{out} , the droop of the bouncer capacitor voltage V'_{C_c} has to be equal to the input voltage droop $\Delta V'_{in}$. In this case the output voltage is equal to the difference of the two initial voltages V'_{in0} and V'_{C_c0} , which results in a constant load current I'_{in} .

$$I'_{in} = \frac{V'_{C_{in0}} - V'_{C_{c0}}}{R_l} = \text{constant} \quad (3)$$

Neglecting the parasitics, like magnetizing inductance or winding/interconnection resistances, the constant load current I'_{in} leads to a linear input voltage droop $\Delta V'_{in}$

$$\Delta V'_{C_{in}} = \frac{I'_{in} T_p}{C'_c} \quad (4)$$

in contrast to an exponential voltage droop $\Delta V'_{in,exp}$

$$\Delta V'_{C_{in,exp}} = V'_{C_{in0}} \cdot (1 - e^{-T_p/(C'_{in} R_l)}) \quad (5)$$

without bouncer circuit.

Consequently, also the bouncer capacitor voltage V'_{C_c} has to droop linearly with the same amplitude $\Delta V'_{C_c}$ in order to achieve




Fig. 6: Schematic of the power modulator and the bouncer circuit without galvanic isolation. All values are referred to the secondary.

a constant output voltage V_{out} . However, since the bouncer basically is a resonant circuit, the current $i'_{C_c}(t)$

$$i'_{C_c}(t) = I'_{C_{c0}} \cdot \sin(\omega t) - I'_{in}, \quad \text{with } \omega = \frac{1}{\sqrt{L'_c C'_c}} \quad (6)$$

in the bouncer capacitor C'_c has a sinusoidal run as shown in Fig. 3. Additionally, the sine curve is shifted by the load current I'_{in} (cf. Fig. 3) during the pulse.

However, assuming a relatively long period $T = 2\pi/\omega$ of the resonance circuit compared to the pulse duration T_p , an almost constant current $i'_{C_c}(t)$ with only a small deviation

$$\begin{aligned} \Delta I'_{C_c} &= i'_{C_c}(T/4) - i'_{C_c}(T/4 \pm T_p/2) \\ &= k_1 \cdot (I'_{C_{c0}} - I'_{in}) \quad \text{with } k_1 = 0 \dots 1 \end{aligned} \quad (7)$$

can be obtained around the peak current $I_{C_{c0}}$ at $t = T/4$ (cf. Fig. 3), where k_1 is a proportionality factor between the current deviation $\Delta I'_{C_c}$ and the bouncer capacitor's peak current at $t = T/4$. With (7) follows, that a small deviation $\Delta I'_{C_c}$ is obtained, if a small k_1 is selected. Consequently, by selecting a specific k_1 also the current amplitudes at $T/4$

$$i_{C_c}(T/4)' = I'_{C_{c0}} - I'_{in} \quad (8)$$

and at $T/4 - T_p/2$

$$i_{C_c}(T/4 - T_p/2)' = I'_{C_{c0}} - I'_{in} - \Delta I'_{C_c} \quad (9)$$

are defined. Thus, the needed resonance frequency

$$\begin{aligned} \omega &= \frac{2}{T_p} \arccos\left(\frac{i_{C_c}(T/4 \pm T_p/2)'}{i_{C_c}(T/4)'}\right) \\ &= \frac{2}{T_p} \arccos\left(\frac{I'_{C_{c0}} - k_1 \cdot (I'_{C_{c0}} - I'_{in})}{I'_{C_{c0}}}\right) \end{aligned} \quad (10)$$

of the bouncer circuit can directly be deduced based on the two current amplitudes at $T/4$ and at $T/4 - T_p/2$ or based on k_1 .

To simplify the calculation of ω for small k_1 , the cosine can be approximated by a second-order Taylor series

$$\cos(\omega t) \approx 1 - \left(\frac{\omega t}{2}\right)^2. \quad (11)$$

Accordingly, by placing the pulse interval T_p symmetrically around the peak current at $t = T/4$, which means from $T/4 - T_p/2$ to $T/4 + T_p/2$, the most uniform capacitor current i'_{C_c} is achieved. For a small deviation $\Delta I'_{C_c}$ this results in an almost linear voltage droop $\Delta V'_{C_c}$ during T_p , whereas the bouncer's capacitor voltage V'_{C_c} is symmetrically changing from V_{cc1} to $-V_{cc1}$ (cf. Fig. 3).

Due to the constraint of the same voltage droop at C'_{in} and C'_c , the bouncer's capacitor voltage $V'_{C_c}(t_1) = V'_{cc1}$ is directly defined by the input voltage droop $\Delta V'_{C_{in}}$.

$$2 \cdot \Delta V'_{C_{c1}} = \Delta V'_{C_{in}} \quad (12)$$

Additionally, the bouncer's voltage droop of $2 \cdot V'_{cc1}$ during T_p can be expressed by the current $i'_{C_c}(t)$, which is approximately $(I'_{C_{c0}} - I'_{in}) \cdot \sin(\omega t)$, respectively by its average value \bar{I}'_{C_c, T_p} during the pulse duration T_p .

$$2 \cdot \Delta V'_{C_{in}} = \frac{1}{C'_c} \int_{T/4 - T_p/2}^{T/4 + T_p/2} i'_{C_c}(t) dt = \frac{\bar{I}'_{C_c, T_p} \cdot T_p}{C'_c} \quad (13)$$

with

$$\bar{I}'_{C_c, T_p} = (I'_{C_{c0}} - I'_{in}) \frac{\sqrt{k_1(2 - k_1)}}{\arccos(1 - k_1)}$$

During T_m , a current $i_{C_c}(T/4 - T_p/2)' = I'_{C_{c0}} - \Delta I'_{C_c}$ has to be build up in the bouncer inductor L'_c before the pulse is generated, whereas the stored energy in the inductor at $i_{C_c}(T/4 - T_p/2)'$ is completely delivered from C'_c . Therefore, the required initial capacitor voltage $V'_{C_{c0}}$ can be deduced from the energy balance:

$$\frac{1}{2}C'_c(V'^2_{C_{c0}} - V'^2_{C_{c1}}) = \frac{1}{2}L'_c(I'^2_{C_{c0}} - \Delta I'^2_{C_c}). \quad (14)$$

With (3) to (14), the circuit parameters of the conventional bouncer circuit can be calculated in dependance of the maximum allowed output voltage droop Δ_{max} . Thereafter, the real circuit values of the two-winding inductor bouncer result by selecting a proper turns ratio $N_{b1}:N_{b2}$

$$N_{b1} : N_{b2} = V'_{C_{c0}} : V_{C_{c0}}, \quad (15)$$

which enables the application of commercial semiconductors with a voltage and current rating of $V_{C_{c0}}$ and $I_{C_{c0}}$.

IV. DESIGN AND OPTIMIZATION

Based on the design equations, an optimization procedure is presented in the following. With this procedure the bouncer circuit could be optimized for different quality criteria, as for example volume, losses, or the stored energy in the system.

Here, the focus is put on the volume, where on the one hand the volume of the bouncer circuit can be optimized for an existing system with a given input voltage droop ΔV_{in} , or on the other hand the whole system volume can be optimized regarding the overall volume, i.e. input capacitor's volume and volume of the bouncer. Considering the value of the input capacitor, the optimization results also in a reduction of the input capacitance C_{in} and the stored energy in the system, while the first approach only optimizes the volume of the bouncer circuit for a given input capacitor C_{in} .

In the following the two-winding inductor bouncer circuit is designed and optimized regarding the overall volume

$$\begin{aligned} Vol_{tot} &= Vol_{C_{in}} + Vol_{bouncer} \\ &= Vol_{C_{in}} + Vol_{C_c} + Vol_{L_c} + Vol_{switch} \end{aligned} \quad (16)$$

of the existing system (cf. Fig. 1 and Table I).

In addition to Δ_{max} also constraints, like maximum switched voltage and/or current of S_b are considered in the optimization. The initial capacitor voltage of the two-winding bouncer circuit is set to $V_{C_{c0}} = 1$ kV, which is equal to the modulator's input voltage $V_{C_{in0}}$. Consequently, for C_c capacitors of the same type as for C_{in} can be used, as long as the current i_{C_c} does not exceed the current rating of the capacitors. Additionally, the power supply of the bouncer circuit has the same voltage, which allows a reduction of the power supply's complexity. Finally, for S_b the same IGBT module (FZ3600R17KE3 from EUPEC) as for the existing power modulator is applied. In the following design the peak current of S_b is limited to $I_{C_{c0}} = 5$ kA and the volume of the IGBT module is fixed to $Vol_{switch} = 0.9$ liter.

In order to calculate Vol_{tot} a proportionality

$$\begin{aligned} Vol_{C_{in}} + Vol_{C_c} &= g_1 \cdot \frac{1}{2}(C_{in}V_{C_{in0}}^2 + C_cV_{C_{c0}}^2) \\ &= g_1 \cdot \frac{1}{2}(C_{in} + C_c)V_{C_{in0}}^2 \end{aligned} \quad (17)$$

of the stored energy in the capacitor C_{in} respectively C_c and the capacitor's volume is assumed. For the employed capacitors (HDMKP series from Vishay) this assumption was empirically verified, whereas the proportionality factor is $g_1 = 9.5$ liter/kJ.




Fig. 7: a) Output voltage droop Δ and b) peak current $I_{C_{c0}}$ depending on $V_{C_{c0}}$ for different values of k_1 with $\Delta V_{C_{in}}/V_{C_{in}} = 8\%$.

Due to the dependency of the two-winding inductor's volume Vol_{L_c} on the number of turns, the air gap length, the turns ratio and the isolation distances, the volume of the inductor is calculated for each operating point (L_c , $I_{C_{c0}}$) individually for the optimization.

Using the equations of section III, the missing circuit parameters for the conventional bouncer (C_c , L_c , $I_{C_{c0}}$, ΔI_{C_c} , $V_{C_{c1}}$, ω and $N_{b1}:N_{b2}$) can be calculated depending on k_1 , $\Delta V_{C_{in}}/V_{C_{in}}$ and $V_{C_{c0}}$. By variation of these three parameters, the optimal circuit values resulting in a minimum overall system volume and an output voltage droop of less than $\Delta = 1\%$ can be calculated.

In Fig. 7 the resulting output voltage droop Δ and the peak current $I_{C_{c0}}$ depending on the initial capacitor voltage $V_{C_{c0}}$ are shown for different values of k_1 with $\Delta V_{C_{in}}/V_{C_{in}} = 8\%$. As expected, in order to achieve a lower output voltage droop Δ , a smaller value of k_1 has to be selected, which results in a smaller deviation ΔI_{C_c} and leads to a more uniform current in the bouncer capacitor C_c during the pulse duration T_p (cf. Fig. 3 and (7)). Unfortunately, a smaller value of k_1 also results in a higher initial capacitor voltage $V_{C_{c0}}$ and in a larger peak current $I_{C_{c0}}$ (cf. Fig. 7b)). Additionally, according to (10), a smaller value of k_1 leads to a lower resonance frequency ω and therefore also to larger capacitor and inductor values.

In the optimization procedure of the bouncer circuit, the boundary conditions given by the maximum switching current $I_{C_{c0,max}}$, the maximum switch operating voltage $V_{C_{c0,max}}$ and the maximum output voltage droop Δ_{max} have to be fulfilled, whereas the switch operating voltage can be kept below the maximum switching voltage by selecting a proper turns ratio $N_{b1}:N_{b2}$. Therefore, in the optimization procedure only the constraints for the maximum switching current $I_{C_{c0,max}}$ and the maximum output voltage droop Δ_{max} have to be met.

In Fig. 8 the output voltage droop Δ , the peak current $I_{C_{c0}}$ and the overall volume Vol_{tot} are shown as a function of the initial capacitor voltage $V_{C_{c0}}$ for different values of input voltage droop $\Delta V_{C_{in}}/V_{C_{in}}$ with $k_1 = 0.6$ are shown. Additionally, for




Fig. 8: **a)** Output voltage droop Δ , **b)** peak current $I_{C_{c0}}$ and **c)** overall volume $V_{ol_{tot}}$ depending on $V_{C_{c0}}$ and $\Delta V_{C_{in}}/V_{C_{in}}$ for $k_1 = 0.6$.

$\Delta V_{C_{in}}/V_{C_{in}} = 11\%$ the allowed design range is highlighted, which is limited by the mentioned boundary conditions $I_{C_{c0},max}$ and Δ_{max} .

As in Fig. 8c) can be seen, an increasing input voltage droop $\Delta V_{C_{in}}/V_{C_{in}}$ leads to an decreasing overall volume $V_{ol_{tot}}$, since the volume of the input capacitor C_{in} is decreasing, due to the increasing input voltage droop, while the volume of the bouncer circuit, due to the limited peak current $I_{C_{c0}}$ and the slightly increasing inductor value L_c , is only slowly increasing.

Therefore, considering the dependencies in Fig. 7 and 8, for the optimization of the bouncer circuit, the input voltage droop $\Delta V_{C_{in}}/V_{C_{in}}$ has to be increased as long as the boundary conditions $I_{0,max}$ and Δ_{max} can be fulfilled. For the considered power modulator this leads to an maximum input voltage droop of $\Delta V_{C_{in}}/V_{C_{in}} = 14.3\%$ with a minimum overall volume of $V_{ol_{tot}} = 6.57$ liter.

TABLE II: Optimal circuit parameters of the two-winding inductor bouncer circuit for a minimal system volume.

Bouncer input voltage $V_{C_{c0}}$	1 kV
Turns ratio $N_{b1} : N_{b2}$	1 : 22
Peak current $I_{C_{c0}}$	5 kA
Bouncer capacitor C_c	13.8 μ F
Bouncer inductor L_C	567 nH
Input capacitor C_{in}	625 μ F




Fig. 9: Comparison of the total volume $V_{ol_{tot}}$ for a power modulator with and without bouncer circuit.

The resulting circuit parameter for the bouncer and the input capacitor C_{in} are listed in table II.

In Fig. 9 the comparison of the overall volume with and without bouncer circuit is shown. Without bouncer circuit and by neglecting system parasitics, like magnetizing inductance or series resistances, a minimum input capacitance of $C_{in} = 15$ mF is required to limit the output voltage droop to 1%, which results in an capacitor volume of 70 liter.

With the bouncer circuit a volume reduction by a factor of 10.5 to 6.57 liter is possible. Additionally, the stored energy in the input capacitor C_{in} and the bouncer capacitor C_c is reduced by a factor of 24 to 319.4 J, which is only 3.2 times of the pulse energy compared to 50 times of the pulse energy for the system without bouncer circuit.

In comparison with the conventional bouncer circuit, a commercial IGBT module can be used for the two-winding inductor bouncer circuit. In the conventional bouncer the switch S_b would have to handle a peak current of $I_{C_{c0}} = 230$ A and a capacitor voltage of $V_{C_{c0}} = 22$ kV.

Due to the insertion of the two-winding inductor the total leakage inductance of the power modulator is increased, which could result in a degradation of the pulse performance. However, for the optimal two-winding inductor the secondary leakage inductance is only $L_{\sigma,b2} = 5.4$ μ H. This corresponds to a leakage inductance of $L_{\sigma} = 0.19$ nH at the primary of the power modulator, which is negligible compared to the leakage of approximately 10 nH of the modulator. Consequently, the insertion of the conventional bouncer on the primary or secondary would result in an even stronger degradation of the pulse performance.

V. VERIFICATION BY SIMULATION

In the optimization procedure of the bouncer circuit for each operating point, the output voltage droop Δ , shown in Fig. 7a) and 8a), always has been calculated based on the precise output voltage waveform $v_{out}(t)$, which is derived by laplace transformation. Due to this accurate description, the calculated




Fig. 10: Simulated output voltages $v_{out}(t)$ of the power modulator with and without optimized bouncer circuit.

waveform is equal to the simulated output voltage $v_{out}(t)$ (cf. Fig. 10). As expected, the output voltage droop Δ can be kept below 1%. Additionally, for the same input capacitor value C_{in} , the output voltage of the power modulator without bouncer is shown in Fig. 10.

In Fig. 11 the simulated voltage and current waveforms $v_{Cc}(t)$, $i_{Cc}(t)$ and $i_{Lc}(t)$ of the optimized bouncer circuit are shown. Due to the approximation of the cosine by its second-order Taylor series and the use of the average current value \bar{I}_{Cc, T_p} , the simulated peak current I_{Lc0} in the inductor exceeds the specified value $I_{Cc0, max}$ during the pulse interval by approximately 10%. As a consequence of this, the pulse interval T_p is not symmetrically around $T/4$, which can be corrected by a small time shift of the pulse interval T_p . Due to the approximations, this also can lead to a smaller output voltage droop Δ in some cases as shown in Fig. 12.

Furthermore, in the simulation the influence and dependency of parameter tolerances as well as additional system parasitics, like magnetizing inductance and series resistances, were determined. There, for the circuit values C_c and L_c a variation of $\pm 10\%$ was assumed. In Fig. 12 the output voltage waveforms of the calculated bouncer circuit and of the cases, in which a variation of C_c and L_c by $\pm 10\%$ is assumed, are shown.




Fig. 11: Simulated voltage and current waveforms $v_{Cc}(t)$, $i_{Cc}(t)$ and $i_{Lc}(t)$ of the optimized bouncer circuit.




Fig. 12: Output voltage waveforms for variation of C_c and L_c by $\pm 10\%$.




Fig. 13: Influence of transformer parasitics on output voltage droop.

The maximum output voltage droop of 1.58% results if both values of C_c and L_c are increased by 10%. By a proper time shift of T_p and slightly changing the initial bouncer capacitor voltage V_{Cc0} , the output voltage droop Δ can be reduced. For the mentioned worst case, the output voltage droop can be reduced below 1% if the V_{Cc0} is increased to 1068V and the pulse interval is shifted in time by 240 ns. However, the constraint for the capacitor voltage of 1 kV is now exceeded.

Additionally, Fig. 12 shows that the minimum output voltage droop is achieved for 90% of C_c and 110% of L_c and not for the calculated bouncer circuit. This is also a consequence of the used approximations.

The influence of the transformer parasitics on the output voltage droop is shown in Fig. 13. The simulation includes the leakage inductance, the magnetizing inductance, the distributed capacitance, and the winding resistances. According to the simulation results, the combination of all parasitics causes the shown pulse degradation; the pulse degradation can not be attributed to a certain parasitic component. Besides the resulting overshoot at the beginning of the pulse, also the voltage droop Δ is increased. However, by adjusting the timing of the pulse interval T_p , the additional voltage droop can be compensated.

VI. CONCLUSION

In this paper the design and optimization of a two-winding inductor bouncer circuit is presented in order to achieve an output voltage droop of less than 1%. Due to the realized galvanic isolation a new degree of freedom is obtained, which allows an adaption of the bouncer circuit's voltage and current rating to existing semiconductor switches, like IGBT-modules.

With an optimal design of the two-winding inductor bouncer circuit for the existing system the input capacitance is reduced from $C_{in} = 15$ mF to 13.8 μ F, which results in a volume reduction by a factor of 10.5 to 6.57 liter. Additionally, the stored energy is decreased by a factor of 24 to 319.4 J, which is only 3.2 times the amount of the pulse energy compared to 50 times of the pulse energy for the system without bouncer circuit. Furthermore, it is shown, that the parasitics caused by the two-winding inductor bouncer circuit results in no degradation of the pulse performance.

REFERENCES

- [1] N. G. Glasoe and J. V. Lebacqz, "Pulse Generators," MIT Radiation Laboratory Series, Vol. 5, McGraw-Hill Book, New York, 1948.
- [2] J. Casey, I. Roth, N. Butler, M. Kempkes, M. Gaudreau, "Solid-State Modulators for the International Linear Collider," Proceedings of the Pulsed Power Conference, PPC 2005, Page(s): 1173-1175, Jun. 2005.
- [3] R.L. Cassel, "An all Solid State Pulsed Marx Type Modulator for Magnetrons and Klystrons," Record of the IEEE Pulsed Power Conference, Page(s): 836-838, Jun. 2005.
- [4] R.L. Cassel, "Pulsed Voltage Droop Compensation for Solid State Marx Modulator," Power Modulator Conference 2008, Las Vegas, May 2008.
- [5] C. Pappas, G. d'Auria, P. del Giusto, A. Franceschinis, A. Turchet and L. Valjak, "Power Modulators for Fermi's Linac Klystrons," Proc. of the IEEE Particle Accelerator Conference, pp.: 2448-2450, Jun. 2007.
- [6] I. S. Roth, R. Torti, M. P. J. Gaudreau and M. A. Kempkes, "A High-Voltage Hard-Switch Modulator for the International Linear Collider," Records of the IEEE Particle Accelerator Conference, Page(s): 2301-2303, Jun. 2007.
- [7] H. Pfeffer, L. Bartelson, K. Bourkland, C. Jensen, Q. Kerns, P. Prieto, G. Saewert and D. Wolff, "A Long Pulse Modulator for Reduced Size and Cost," Records of the 21st International Power Modulator Symposium, Page(s): 48-51, Jun. 1994.