

Active Gate Control for Current Balancing of Parallel-Connected IGBT Modules in Solid-State Modulators

Dominik Bortis, *Student Member, IEEE*, Juergen Biela, *Member, IEEE*, and Johann W. Kolar, *Senior Member, IEEE*

Abstract—In modern pulsed power systems, often, fast solid-state switches like MOSFETs and insulated gate bipolar transistor (IGBT) modules are used to generate short high power pulses. In order to increase the pulsed power, solid-state switches have to be connected in series or in parallel. Depending on the interconnection of the switches, parameter variations in the switches and in the system can lead to an unbalanced voltage or current. Therefore, the switches are generally derated, which results in an increased number of required devices, cost, and volume. With an active gate control, derating and preselection of the switching devices can be avoided. In this paper, an active gate control of paralleled IGBT modules, which has been developed for converters with inductive load, is explained in detail and adapted to a solid-state modulator. This paper focuses on achieving a low-inductance IGBT current measurement, the control unit implementation with a field-programmable gate array and a digital signal processor, as well as the balancing of the pulse currents.

Index Terms—Active gate control, current balancing, insulated gate bipolar transistor (IGBT) modules, printed circuit board (PCB)-Rogowski coil, solid-state modulator.

I. INTRODUCTION

OVER THE last few decades, developments in semiconductor technology have led to today's high current and voltage rated insulated gate bipolar transistors (IGBTs). This enables the substitution of older switch technologies (e.g., thyratrons, ignitrons, or spark gaps) in various high-power applications, such as solid-state modulators with several megawatt pulse power. However, due to the lower blocking voltage capability of IGBTs (usually ≤ 6.5 kV) compared with that of thyratrons (tens of kilovolts), higher currents (10–20 kA) have to be switched to achieve the same pulsed power level. Another possibility is to connect IGBTs in series, where isolated gate drives are needed.

For large currents, high power IGBT modules [1] have to be connected in parallel. In Figs. 1 and 2, the proposed solid-state modulator schematic and the constructed hardware are shown, respectively. The modulator consists of a pulse generator unit with four paralleled IGBT modules (Eupec, FZ3600R17KE3), which are magnetically coupled by the step-up pulse trans-




Fig. 1. Schematic of the solid-state modulator containing four magnetically parallel-connected IGBT modules, and the block diagram of the proposed active gate control.




Fig. 2. Solid-state modulator with specifications listed in Table I, which is based on the proposed active gate control. (a) Pulse generator unit, each consisting of a 3.6-kA/1.7-kV IGBT module, storage capacitors, and freewheeling diode, connected to one of the four primary windings of the pulse transformer in (b).

TABLE I
SOLID-STATE MODULATOR SPECIFICATIONS

Pulse generator voltage V_{pulse}	1kV
Pulse generator current I_{pri}	20kA
Pulse duration T_{pulse}	5 μ s
Pulse repetition frequency f_{rep}	200Hz
Transformer step up ratio	1:170

former. In Table I, the specifications of the solid-state modulator are given.

Due to tolerances in IGBT parameters, geometry of the modulator, and different propagation delays in driver circuits, a symmetric current balancing between parallel-connected IGBTs is not always guaranteed. To ensure a safe operation, the IGBTs have to be derated [2], which results in an oversized design.

Manuscript received September 28, 2007; revised December 20, 2007. First published October 31, 2008; current version published November 14, 2008.

The authors are with the Power Electronic Systems Laboratory, Swiss Federal Institute of Technology Zürich, 8092 Zürich, Switzerland (e-mail: bortis@lem.ee.ethz.ch; biela@lem.ee.ethz.ch; kolar@lem.ee.ethz.ch).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPS.2008.2003971

To achieve a better current balancing, the manufacturers commonly preselect IGBTs with the same parameters, or they use devices from one production batch, where smallest parameter deviations are guaranteed [3], [4]. Even with this classification, the maximal power ratings of the IGBT must be reduced.

In [5]–[7], an active gate control to symmetrize the currents in converters with paralleled IGBTs and inductive load is presented, where no derating or preselection of the IGBTs is required. To balance the current between all IGBT modules, the current is first measured with a broadband current probe [8]–[10]. Then, depending on the transient and static currents in each IGBT, the switching times and gate voltages of the individual IGBT are adjusted, which finally results in a balanced current distribution.

In this paper, the active gate control of paralleled IGBTs, based on [5]–[7], is adapted to solid-state modulators. First, in Section II, the active gate control, as implemented for the solid-state modulator, is explained in detail. Thereafter, the low-inductive current measurement of individual IGBT modules, which is a key component of the active gate control, is described in Section III. Due to the short current pulses in the solid-state modulator, a printed circuit board (PCB)-Rogowski coil with additional measurement electronics is utilized. The signals from the measurement circuit are fed to a control unit, based on a digital signal processor (DSP) and a field-programmable gate array (FPGA), which is described in Section IV. In Section V, experimental results of the current measurement circuit and the active gate control are presented.

II. ACTIVE GATE CONTROL FOR CURRENT BALANCING

IGBT manufacturers recommend to derate the switching power of parallel-connected IGBTs due to the possible current imbalance between the devices. In order to avoid this derating, two different approaches for achieving an equal current distribution have been proposed.

One possibility is to insert additional components, like series resistances or inductors, in the current path. The series resistances, however, result in additional losses, and inductors slow down the rising and falling edges of the pulse. Alternatively, the currents can be balanced with an active gate control, which does not use series elements. The only drawback of the active gate control is the need of a current measurement circuit for each IGBT and a more complex gate drive circuit.

In Fig. 1, the schematic of a solid-state modulator with four paralleled branches and the block diagram of the active gate control are shown. Each branch can be divided into a power and a control part. The power part consists of a storage capacitor C_i , an IGBT module S_i , a freewheeling diode D_i , and a primary winding P_i , whereas the control loop embodies a gate drive circuit, a current probe, and measurement electronics for detecting the rising and falling edges as well as the peak values of the current pulses. The control loop of each branch is closed with one control unit for all four IGBT modules. To achieve simultaneous turn on and off as well as an equal current distribution, the active gate control is divided into two parts, namely, a rise and fall time control and a peak current control, which will be explained in the following.




Fig. 3. Example illustration of unbalanced IGBT current pulses produced without the rise and fall time control. Rise and fall time detection at the trigger level I_{trig} .




Fig. 4. Example illustration of the IGBT current pulses with synchronized rising and falling edges based on shifted gate signals. Furthermore, the detection of the current amplitudes at the time T_{trig} and the peak currents i_{pi} are shown.

Fig. 3 graphically shows the possible unbalanced current waveforms of the four paralleled branches without active gate control, where all gates are triggered at the same time with the same gate voltage. At a predefined trigger level I_{trig} , the point of time of each rising and falling edge $t_{r1}, \dots, t_{r4}/t_{f1}, \dots, t_{f4}$ is detected.

Before the next pulse is triggered, the rise and fall time controller shifts the turn on and off times of the gate signals depending on the time delay compared with a master pulse, whereas any branch can be selected as the master. To achieve the desired pulse duration T_{Pulse} , the turn-off point of time t_{fi} of the master also has to be adapted.

The example current waveforms, as shown in Fig. 4, result with the shifted turn on/off times of the gate signals.

To achieve fast rise and fall times, which are required in many applications, the IGBT modules must be fully turned on/off at the beginning/end of the pulse. Therefore, the IGBTs cannot be




Fig. 5. Example illustrating the IGBT current pulses with synchronized rising/falling edge and synchronized slope of the rising current edge.

operated in the linear mode, and the static current cannot be controlled with the amplitude of the gate voltage, as described in [5]–[7].

Nevertheless, the derivative/slope of the collector current i_c can be controlled with the gate voltage v_G based on

$$\frac{di_c}{dt} = \frac{v_G - v_{th}}{\frac{R_g C_{gs}}{g_m} + L_\sigma} \quad (1)$$

where operation in the linear mode is avoided, since v_G is always significantly larger than the threshold voltage v_{th} . In (1), R_g is the gate resistance, C_{gs} is the gate–source capacitance, g_m is the transconductance of the IGBT, and L_σ is the parasitic inductance of one branch (IGBT, C_i , and primary P_i).

Therefore, current balancing at the beginning of the pulse can be achieved by controlling the slope of the current with the gate voltage v_G and synchronizing the rising edge of the pulse as described previously. In cases where IGBTs with positive temperature coefficient are applied (e.g., nonpunchthrough IGBTs), static current balancing is achieved automatically.

In order to determine the current slope/gate voltage v_G , the amplitudes of the IGBT currents are required. These are sampled at the time T_{trig} (cf. Fig. 4), which are defined by the user via the controller. Before the next pulse, the gate voltage v_G is controlled in such a way that, following (1), an equal increase in current in each IGBT is achieved.

Additionally, the absolute maximum values i_{p1} – i_{p4} of the IGBT current pulses are detected (cf. Fig. 5) and monitored, in order to guarantee balanced IGBT currents.

In Fig. 5, the resulting IGBT current pulses with rise and fall time control and slope synchronization are shown. There, the amplitude and the time position of rising/falling edges of the gate signals have been adjusted.

Remarks:

- 1) Measurement results from the pulse modulator show that adjusting only the turn on and off times results in balanced current distribution. Therefore, the adjustment




Fig. 6. Measuring principle with a PCB-Rogowski coil. The coil results from routing the PCB track alternating from top to the bottom layer and back. To reduce the stray inductance of the PCB-Rogowski coil, the end is returned to the beginning, following the circumference of the PCB-Rogowski coil.

of the gate voltage provides an additional opportunity to balance currents, if the currents are not evenly distributed.

- 2) Before operating the modulator at nominal load, the presented active gate control requires a few pulses at reduced output power in order to determine the appropriate time shift of gate signals and, optionally, adjust the amplitude of the gate signal to achieve balanced currents.

During normal operation, the variation of the parameters due to temperature drift and/or voltage fluctuation is relatively small and slow, so that the correction of a measured current imbalance at the successive pulse is sufficient.

III. PULSE CURRENT MEASUREMENT OF IGBT MODULES

One of the key elements of the active gate control is a reliable, cost effective, fast, and accurate current measurement. Due to the short pulses generated by the solid-state modulator, only an ac current measurement circuit is required. Furthermore, the parasitic inductance of the modulator (IGBT, capacitors, transformer, and load), which must be very low for proper operation, must not be increased by the current probe. Therefore, a measurement circuit based on a Rogowski coil is used [14].

A. Printed Circuit Board-Rogowski Coil

Rogowski coils basically consist of a coreless coil, which forms a closed loop. This loop encloses the conductor where the current to be measured flows (cf. Fig. 6) [11], [12].

Consequently, a part of the magnetic field H generated by the flowing current I_{IGBT} flows through the turns of the Rogowski coil.

Whenever the current varies, the amplitude of the magnetic field also varies, and a voltage is induced in the coil (Faraday's law) [8]–[13]. This is similar to a coreless transformer with a single-turn primary. The resulting voltage at the ends of the coil is

$$v_{coil}(t) = M \frac{di(t)}{dt} \quad (2)$$

where M is the mutual inductance of the Rogowski coil and the conductor, which depends on the geometry and the number of turns of the coil. The voltage v_{coil} at the end of the Rogowski coil is proportional to the derivative of the IGBT current.




Fig. 7. (a) IGBT module (single switch) with three PCB-Rogowski coils (each containing 45 turns), where one coil encloses one (emitter) terminal of the IGBT. The coils are connected in series for measuring the total switch current. (b) One open and removable Rogowski coil (135 turns) enclosing all terminals of the IGBT module.

The Rogowski coil basically can be wound on a flexible or on a rigid bobbin. To realize a flat and reproducible measurement setup for each IGBT module in the solid-state modulator, a PCB-Rogowski coil is used. This can be designed for the desired specifications and easily be reproduced having always the same signal behavior due to the tight tolerances during the PCB manufacturing process [15]. To reduce the signal distortion and to achieve high signal quality, design rules, like the layout of the return conductor, as described in [8]–[10], have to be applied.

In Fig. 7, the PCB-Rogowski coils, which are used in the considered solid-state modulator, are shown. In order to measure the total current of one switch (= one module) the three coils—each enclosing one of the three parallel-connected IGBT (emitter) terminals—are connected in series. Alternatively, a PCB design with one open and removable coil enclosing all three terminals is shown in Fig. 7(b).

B. Signal Processing Circuit

Due to the operating principle of the Rogowski coil (2), the voltage v_{coil} must be integrated in order to obtain the IGBT current. For relatively large mutual inductances M , the integration can be done passively with a simple RC low-pass filter. There, the cutoff frequency of the filter defines the lower frequency limit of the current measurement. To achieve a wide measurement bandwidth, a low cutoff frequency of the RC filter is necessary. The low cutoff frequency, however, leads to a high attenuation of the current measurement signal.

In case of small mutual inductances, i.e., small measurement signal amplitudes, this would lead to a low signal quality. Therefore, the signal has to be integrated actively for smaller mutual inductances. Basically, a combination of passive and active integration is also possible [16]–[22].

The integrated voltage, which is proportional to the current, is fed to comparator K_1 (cf. Fig. 8) in order to detect the rising and falling edges of the pulse current. The respective points of time $t_{r1}, \dots, t_{r4}/t_{f1}, \dots, t_{f4}$ (cf. Fig. 3) are later read from the FPGA with a resolution of 10 ns. With comparator K_2 , an overcurrent can be detected, and the IGBTs can be directly turned off in order to protect the modulator.

The peak values of the IGBT currents are measured with a peak rectifier and later sampled by the ADC, which is integrated in the DSP. With the additional values sampled at T_{trig} , the total load current is determined, which is divided by the number of paralleled IGBTs in order to obtain a reference value for the




Fig. 8. Block diagram of the measurement and signal processing electronics with edge detection K_1 , overcurrent shutdown, and peak value measurement K_2 .




Fig. 9. Photographs of (a) the signal processing electronics and (b) the DSP/FPGA board (credit card size for both boards: 86 mm × 54 mm).




Fig. 10. Block schematic of the implemented active gate controller in the DSP/FPGA. There, the detection of the pulse falling and rising edges, the detection of the peak values, and the generation of the gate signals are shown.

IGBT current. In Fig. 9, photographs of the current measurement electronics for four channels are shown. There, the signal processing electronics [cf. Fig. 9(a)] is mounted on top of the DSP board [Fig. 9(b)] in the final assembly.

It is important to note that, in the explained control scheme, the propagation delay from the current probes to the DSP is not critical as long as the delays of all channels are the same, since a potential current imbalance is compensated in the successive pulse.

IV. IMPLEMENTATION

The active gate control is implemented on the DSP/FPGA board. This board performs the sampling of the signals coming from the measurement electronics in parallel. Due to the clock frequency of 100 MHz, time steps/shifts of the gate voltage of 10 ns are possible.






Fig. 11. Comparison of the measurement results of the PCB-Rogowski to the results obtained with a commercial CWT-150B from PEM.



(a)



(b)

Fig. 12. Current distribution in two direct parallel-connected IGBT modules (Eupec FZ3600R17KE3) (a) without and (b) with active gate control.

The active gate control is initiated by the DSP, which triggers the gate drives at the beginning of the control sequence. Simultaneously, a counter is started on the FPGA. As soon as the rising and falling edges are detected, the FPGA stores the times of the corresponding event in the corresponding register (cf. Fig. 10). Additionally, at the predefined time T_{trig} , the DSP samples the actual current values of each IGBT. Then, the DSP calculates the new turn on and off times, and optionally adjusts the gate voltage of each gate drive and is ready for the next pulse.

If an overcurrent in one of the IGBT modules is detected, the FPGA immediately turns off all of the IGBTs in a time sequence based on the stored turn-off delays in order to ensure a simultaneous turn off.




Fig. 13. Seven-kiloampere pulse currents of two direct parallel-connected IGBTs modules with high turn on and off gate resistors ($R_{on} = 0.9 \Omega / R_{off} = 3.75 \Omega$).




Fig. 14. Current distribution of four IGBT modules, each connected to the corresponding primary winding of the pulse transformer.

V. MEASUREMENT RESULTS

In Fig. 11, the resulting signal of the PCB-Rogowski coil with signal processing circuit, as described in the last section, is compared with a commercially available current probe CWT150B from PEM for two different pulselengths and amplitudes. There, it can be seen that the signals of both current probes are in good correspondence.

The performance of the active current balancing circuit is shown in Fig. 12. There, the current distribution for two directly paralleled branches without transformer is shown for operation without active gate control in Fig. 12(a) and with active gate control in Fig. 12(b). These results clearly show the ability of the presented balancing circuit to symmetrize the current distribution while keeping the fast rise and fall times.

In addition, the measurement in Fig. 13 of two directly parallel-connected IGBT modules, each switching 7 kA with high value turn on and off gate resistors, shows an almost perfect current distribution.

Finally, in Fig. 14, the current distribution of four IGBT modules magnetically connected in parallel via the pulse transformer is measured and shows excellent current distribution between all four IGBT modules.

VI. SUMMARY

In this paper, an active gate control for balancing the currents in parallel-connected IGBT modules in a solid-state modulator is presented. The balancing control shifts the rising and falling edges of the gate signals and adjusts the amplitude of the gate

voltage to achieve equally shared IGBT currents. To determine the current distribution, a fast and accurate current measurement system consisting of the PCB-Rogowski coil and the signal processing electronics is described and experimentally verified in this paper.

Furthermore, the implementation of the active gate control in a DSP/FPGA board is described. This is also experimentally verified by pulse current measurements, where, for 20-kA pulses (5 kA per IGBT), the relative error of current sharing is within 5%.

REFERENCES

- [1] N. Mohan, T. Undeland, and W. Robbins, *Power Electronics: Converters, Applications and Design*. Hoboken, NJ: Wiley, 1989.
- [2] E. Gatti, G. Mazzorin, G. Tomassini, and G. Torri, "Large power voltage source IGBT inverters for industrial application," in *Proc. 27th IEEE Power Electron. Spec. Conf.*, Baveno, Italy, 1996, pp. 1059–1064.
- [3] *Eupec—Paralleling of IGBTs*, 2006. [Online]. Available: www.eupec.com
- [4] *Fuji IGBT module application manual*, pp. 3/4–3/5, Feb. 2004. [Online]. Available: www.fujisemiconductor.com
- [5] P. Hofer-Noser, "Parallelschaltung von Leistungshalbleitern mit steuerseitig geregelter Stromverteilung," Ph.D. dissertation, Dept. Inform. Technol. Elect. Eng., ETH Zürich, Zürich, Switzerland, 1997.
- [6] P. Hofer-Noser and N. Karrer, "Monitoring of paralleled IGBT/diode modules," *IEEE Trans. Power Electron.*, vol. 4, no. 3, pp. 438–444, May 1999.
- [7] P. Hofer-Noser, N. Karrer, and C. Gerster, "Paralleling intelligent IGBT power modules with active gate-controlled current balancing," in *Proc. 27th IEEE Power Electron. Spec. Conf.*, 1996, vol. 2, pp. 1312–1316.
- [8] N. Karrer, "Hochdynamische Erfassung elektrischer Ströme über stossfrei verkoppelte Wandler," Ph.D. dissertation, Dept. Inform. Technol. Elect. Eng., ETH Zürich, Zürich, Switzerland, 2001.
- [9] N. Karrer and P. Hofer-Noser, "A new current measuring principle for power electronic applications," in *Proc. 11th ISPSD*, 1999, pp. 279–282.
- [10] N. Karrer and P. Hofer-Noser, "PCB Rogowski coils for high di/dt current measurement," in *Proc. 31st IEEE Annu. Power Electron. Spec. Conf.*, 2000, vol. 3, pp. 1296–1301.
- [11] A. P. Chattock, "On a magnetic potentiometer," *Proc. Phys. Soc. Lond.*, vol. 9, no. 1, pp. 23–26, 1887.
- [12] W. Rogowski and W. Steinhaus, "Die messung der magnetischen spannung," *Archiv für Elektrotechnik*, vol. 1, no. 4, pp. 141–150, 1912.
- [13] D. A. Ward and J. L. T. Exon, "Using Rogowski coils for transient current measurements," *Eng. Sci. Educ. J.*, vol. 2, no. 3, pp. 105–113, Jun. 1993.
- [14] C. Xiao, L. Zhao, T. Asada, W. G. Odendaal, and J. D. van Wyk, "An overview of integratable current sensor technologies," in *Proc. Conf. Rec. Ind. Appl.*, 2003, vol. 2, pp. 1251–1258.
- [15] C. Baudart, "Device for measuring an electrical current in a conductor using a Rogowski coil," U.S. Patent 05 442 280, Aug. 15, 1995.
- [16] A. Radun, "An alternative low-cost current-sensing scheme for high-current power electronics circuit," *IEEE Trans. Ind. Electron.*, vol. 42, no. 1, pp. 78–84, Feb. 1995.
- [17] W. F. Ray and C. R. Hewson, "High performance Rogowski current transducers," in *Proc. Conf. Rec. IEEE Ind. Appl. Conf.*, 2000, vol. 5, pp. 3083–3090.
- [18] W. F. Ray, "Current measuring device," U.S. Patent 6 614 218, Sep. 2, 2003.
- [19] W. F. Ray, "Rogowski transducers for high bandwidth high current measurement," in *Proc. IEE Colloq. Low Freq. Power Meas. Anal. (Dig. No. 1994/203)*, 1994, pp. 10/1–10/6.
- [20] W. F. Ray and C. R. Hewson, "Rogowski transducers for measuring large magnitude short duration pulses," in *Proc. IEE Symp. Pulsed Power (Dig. No. 2000/053)*, London, U.K., May 3–4, 2000, pp. 23/1–23/4.
- [21] C. R. Hewson *et al.*, "Verification of Rogowski current transducer's ability to measure fast switching transients," in *Proc. Rec. IEEE 21st Annu. Appl. Power Electron. Conf.*, 2006, 7 pp.
- [22] F. Costa *et al.*, "Wide bandwidth, large AC current probe for power electronics and EMI measurements," *IEEE Trans. Ind. Electron.*, vol. 44, no. 4, pp. 502–511, Aug. 1997.



Dominik Bortis (S'06) received the B.S. degree in electrical engineering, major in communication technology and automatic control engineering, in 2003 and the M.Sc. degree in 2005 from the Swiss Federal Institute of Technology (ETH), Zürich, Switzerland, where he is currently working toward the Ph.D. degree.

After the internship at Asea Brown Bowery, where he designed an ac/dc power supply for synchronizing systems, he did his master thesis in cooperation with Levitronix Company, Zürich, where he designed and realized a galvanic isolation system for analog signals. His research is currently focused on the design of pulsed power systems.



Juergen Biela (S'04–M'08) received the Master's degree (with honors) in electrical engineering from Friedrich-Alexander University (FAU), Erlangen, Germany, in 2000. During his studies, he particularly dealt with resonant dc-link inverters with Strathclyde University, Glasgow, U.K., and the active control of series-connected IGCTs with the Technical University of Munich, Bavaria, Germany. He received the Ph.D. degree from the Swiss Federal Institute of Technology (ETH), Zürich, Switzerland, in 2005.

He was with the Research Department, A&D Siemens, Erlangen, Germany, working on inverters with very high switching frequencies, SiC components, and EMCs. Since January 2006, he has been a Postdoctoral Fellow with the Power Electronic Systems Laboratory, ETH. His current research is focused on design, modeling, and optimization of PFC/dc–dc converters, with emphasis on passive components and the design of pulsed power systems.



Johann W. Kolar (M'89–SM'02) received the M.S. degree in industrial electronics and Ph.D. degree (*summa cum laude*) from the University of Technology, Vienna, Austria.

From 1984 to 2001, he was with the University of Technology, where he was teaching and working in research in close collaboration with industry in the fields of high performance drives, high-frequency inverter systems for process technology, and uninterruptible power supplies. Since 2001, he has been a Professor and the Head of the Power Electronic Systems Laboratory, Swiss Federal Institute of Technology Zürich, Zürich, Switzerland. The focus of his current research is on novel ac–ac and ac–dc converter topologies with low effects on the mains for telecommunication systems, more-electric-aircraft applications, and distributed power systems utilizing fuel cells. A further main area of research is the realization of ultra-compact intelligent converter modules employing latest power semiconductor technology (SiC) and novel concepts for cooling and EMI filtering. He has authored or coauthored over 150 scientific papers in international journals and conference proceedings and has filed more than 50 patents.

Dr. Kolar is a member of the IEEJ and the Technical Program Committees of numerous international conferences (e.g., Director of the Power Quality branch of the International Conference on Power Conversion and Intelligent Motion). He was an Associate Editor for the *IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS* from 1997 to 2000 and has been an Associate Editor for the *IEEE TRANSACTIONS ON POWER ELECTRONICS* since 2001.