The Google Little Box Challenge Ultra-Compact GaN- or SiC-Based Single-Phase DC/AC Power Conversion

Johann W. Kolar



Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch



ETH Zurich - Power Electronic Systems Laboratory





Outline

- ► The Google Little Box Challenge
- Little Box 1.0
- Concepts & Performances of Other Finalists
- Little Box 2.0
- Conclusions

D. Bortis D. Neumayr O. Knecht F. Krismer M. Guacci L. Camurca M. Kasper E. Hatipoglu





ETH zürich

Google Little Box Challenge

Requirements The Grand Prize Finalists & Finals







- Design / Build the 2kW 1-OSolar Inverter with the Highest Power Density in the World
- Power Density > 3kW/dm³ (> 50W/in³, multiply kW/dm³ by Factor 16)
- Efficiency > 95%
- Case Temp. < 60°C
- EMI FCC Part 15 B



■ Push the Forefront of New Technologies in R&D of High Power Density Inverters







- Highest Power Density (> 50W/in³)
 Highest Level of Innovation



- Timeline
- Challenge Announced in Summer 2014
 2000+ Teams Registered Worldwide
 100+ Teams Submitted a Technical Description until July 22, 2015
 - 18 Finalists (3 No-Shows)





Power Electronic Systems Laboratory







- Finalists Invited to NREL / USA
 Presentations on Oct. 21, 2015
 Subsequent Testing by NREL







Little Box 1.0

Converter Topology Modulation & Control Technologies /Components Mechanical Concept Exp. Analysis



Acknowledgement













_____1-Ф Output Power Pulsation Buffer





Power Pulsation Buffer

• Parallel Buffer @ DC Input



• Series Buffer @ DC Input



Parallel Approach for Limiting Voltage Stress on Converter Stage Semiconductors





Passive Power Pulsation Buffer (1)

• Electrolytic Capacitor



ETH zürich

IEEE POWER ELECTRONICS SOCIETY Powering a Sustainable Future

Passive Power Pulsation Buffer (2)

• Series Resonant Circuit / Used in Rectifier Input Stage of Locomotives



Partial Active Power Pulsation Buffer

• Coupling Capacitor & "Electronic Inductor" Processing Only Partial Power



- Low U_{C,aux} → Low Converter Losses
 High Values of C_K, C_{aux} Required for Low U_{C,aux}
 Full-Bridge Aux. Converter Allows Lower U_{C,aux}





9/68





Kyritsis (2007)

*

- Large Voltage Fluctuation Foil or Ceramic Capacitor Buck- or Boost-Type DC/DC Interface Converter Buck-Type allows Utilizing 600V Technology
- •



Significantly Lower Overall Volume Compared to Electrolytic Capacitor





Output Stage —— Topology / Modulation ——





Derivation of Output Stage Topology (1)

• Inversion of Basic 1- Φ PFC Rectifier Topology







Advanced DC/ | AC | -Buck Conv. & Unfolder

• Temporary PWM Operation of Unfolder @ U < U_{min} to Avoid AC Current Distortion



Advanced Full-Bridge DC/AC Conv. Topology

• New Control Concept - PWM Operation of Mains Freq. Unfolder Bridge Leg @ $|u| < u_{0,min}$



CM Component u_{CM} of Generated Output Voltage
 Potentially Larger EMI Filtering Requirement







- Symmetric PWM Full-Bridge AC/DC Conv. Topology
- Symmetric PWM Operation of Both Bridge Legs
- No Low-Frequency CM Output Voltage Component



- DM Component of u_1 and u_2 Defines Output u_0 CM Component of u_1 and u_2 Represents Degree of Freedom of the Modulation (!)



ZVS of Output Stage / TCM Operation

• TCM Operation for Resonant Voltage Transition @ Turn-On/Turn-Off



- Requires Only Measurement of Current Zero Crossings, i = 0 Variable Switching Frequency Lowers EMI





Henze (1988)





- Interleaving of 2 Bridge Legs per Phase Volume / Filtering / Efficiency Optimum



EE POWER ELECTRONICS SOCIETY Powering a Sustainable Future

Remark: iTCM Inverter Topology

- TCM : Challenging Inductor Design → Superposition of HF & LF Currents
 iTCM: Adding LC-Circuit between Bridge Legs → Separation of LF & HF Currents → L >> L_B
- TCM - iTCM JE A 本本 V_{i} V_{i} =0 $L \gg L_B$ $i_{r} \approx i$ P. Jain (2015) Low Output Current Ripple PWM Modulation Applicable \rightarrow Reduced Filtering Effort \rightarrow Simple Control Strategy
- Dedicated LF and HF Inductor Designs Possible \rightarrow Improved Converter Efficiency



Selection of Switching Frequency

• Significant Reduction in EMI Filter Volume for Increasing Sw. Frequency



Doubling Sw. Fequ. *f*_s **Cuts Filter Volume in Half** Upper Limit due to Digital Signal Processing Delays / Inductor & Sw. Losses – Heatsink Volume



EMI Filter Topology (1)

• Conventional Filter Structure

- DM Filtering Between the Phases - CM Filtering Between Phases and PE



- CM Cap. Limited by Earth Current Limit Typ. 3.5mA for PFC Rectifiers (GLBC: 5mA then 50mA !) Large CM Inductor Needed Filter Volume Mainly Defined by CM Inductors





- Filter Structure with Internal CM Capacitor Feedback
- Filtering to DC- (and optional to DC+)



- No Limitation of CM Capacitor C_1 Due to Earth Current Limit $\rightarrow \mu$ F Instead of nF Can be Employed Allows Downsizing of CM Inductor and/or Total Filter Volume





ZVS of All Bridge Legs @ Turn-On/Turn-Off in Whole Operating Range (4D-TCM-Interleaving)
 Heatsinks Connected to DC Bus / Shield to Prevent Cap. Coupling to Grounded Enclosure





Technologies Power Semiconductors

HF Inductors Cooling Etc.

 \rightarrow





Evaluation of Power Semiconductors (1)

- Accurate Measurement of ZVS Losses Using Calorimetric Approach
- High Sw. Frequency for Large Ratio of Sw. and Conduction Losses



- Direct Measurement of the Sum of Sw. and Conduction Losses
- Subtraction of the Conduction Losses Known from Calibration
- **•** Fast Measurement by C_{th} . $\Delta T / \Delta t$ Evaluation



23/68

Evaluation of Power Semiconductors (2)

- Comparison of Soft-Switching Performance of ~60m Ω , 600V/650V/900V GaN, SiC, Si MOSFETs
- Measurement of Energy Loss per Switch and Switching Period



- **Gan Mosfets Feature Highest Soft-Switching Performance**
- Similar Soft-Switching Performance Achieved with Si and SiC
- Almost No Voltage-Dependency of Soft-Switching Losses for Si-MOSFET





Power Electronic Systems Laboratory

High Frequency Inductors (1)

- Multi-Airgap Inductor with Multi-Layer Foil Winding Arrangement Minim. Prox. Effect
- Very High Filling Factor / Low High Frequency Losses Magnetically Shielded Construction Minimizing EMI Intellectual Property of F. Zajc / Fraza
- L= 10.5µH
- 2 x 8 Turns

- 24 x 80µm Airgaps
 Core Material DMR 51 / Hengdian
 0.61mm Thick Stacked Plates

- 20 μm Copper Foil / 4 in Parallel
 7 μm Kapton Layer Isolation
 20mΩ Winding Resistance / Q≈600
 Terminals in No-Leakage Flux Area



Dimensions - 14.5 x 14.5 x 22mm³







High Frequency Inductors (2)

- High Resonance Frequency → Inductive Behavior up to High Frequencies
 Extremely Low AC-Resistance → Low Conduction Losses up to High Frequencies
- High Quality Factor



Shielding Eliminates HF Current through the Ferrite → Avoids High Core Losses
 Shielding Increases the Parasitic Capacitance



ETH zürich

High Frequency Inductors (3)



- **Knowles (1975!)**
- **Cutting of Ferrite Introduces Mech. Stress**
- Significant Increase of the Loss Factor Reduction by Polishing / Etching (5 µm)







Thermal Management

- 30°C max. Ambient Temperature
 60°C max. Allowed Surface and Air Outlet Temperature
- **Evaluation of Optimum Heatsink Temperature for Thermal Isolation of Converter** •



Minimum Volume Achieved w/o Thermal Isolation with Heatsink @ max. Allowed Surface Temp.





Thermal Management

• Overall Cooling Performance Defined by Selected Fan Type and Heatsink



Optimal Fan and Heat Sink Configuration Defined by Total Cooling System Length
 Cooling Concept with Blower Selected → Higher CSPI for Larger Mounting Surface


Final Thermal Management Concept (1)

- 30mm Blowers with Axial Air Intake / Radial Outlet
- Full Optimization of the Heatsink Parameters
- 200um Fin Thickness
- 500um Fin Spacing
- 3mm Fin Height 10mm Fin Length
- CSPI = 37 W/(dm³.K)
 1.5mm Baseplate

ETH zürich





- CSPI_{eff}= 25 W/(dm³.K) Considering Heat Distribution Elements
 Two-Side Cooling → Heatsink Temperature = 52°C @ 80W (8W by Natural Convection)



ETH zürich

Final Thermal Management Concept (2)

- CSPI = 37 W/(dm³.K) 30mm Blowers with Axial Air Intake / Radial Outlet Full Optimization of the Heatsink Parameters CSPI_{eff}=25 W/(dm³.K) incl. Heat Cond. Layers
- ٠
- •



- CSPI_{eff}= 25 W/(dm³.K) Considering Heat Distribution Elements
 Two-Side Cooling → Heatsink Temperature = 52°C @ 80W (8W by Natural Convection)





ETH zürich

i=0 Detection

- Analyzed Methods
- Shunt Current Measurement
- Measurement of the *R*_{ds,on}
 Two Antiparallel Diodes
- Giant Magneto-Resistive Sensor
- Hall Element
- Saturable Inductor

Various Drawbacks

Losses, No Galvanic Isolation, Low Signal-to-Noise Ratio (SNR), Size, Bandwidth, Realization Effort



- Galvanic Isolation, High SNR, Small Size, High Bandwidth, **Simple Design**
- Min. Core Volume/Cross Section for Min. Core Losses





i=0 Detection

• Saturable Inductor - Toroidal Core R4 x 2.4 x 1.6, EPCOS (4mm Diameter) - Core Material N30, EPCOS



Operation Tested up to 2.5MHz Switching Frequency





Active Power Pulsation Buffer

New Cascaded Control Structure



- Underlying Input Current (i_i) / DC Link Voltage (u_c) Control







ETH zürich

Final Active Power Pulsation Buffer

- High Energy Density 2nd Gen. 400VDC CeraLink Capacitors Utilized as Energy Storage
- Highly Non-Linear Behavior \rightarrow Optimal DC Bias Voltage of 280VDC
- Losses of 6W @ 2kVA Output Power



■ Effective Large Signal Capacitance of C ≈160µF







3D-CAD Construction





Mechanical Construction (1)

• Built to the Power Density Limit @ η = 95% / T_c < 60°C







Mechanical Construction (2)

• Built to the Power Density Limit @ η = 95% / T_c < 60°C



■ 88.7mm x 88.4mm x 31mm = 243cm³ (14.8in³) → 8.2 kW/dm³





ETH zürich

Mechanical Construction (3)

• Built to the Power Density Limit @ η = 95% / T_c < 60°C







Mechanical Construction (4)

• Built to the Power Density Limit @ η = 95% / T_c < 60°C







Mechanical Construction (5)

• Built to the Power Density Limit @ η = 95% / T_c < 60°C







Experimental Results

Hardware Output Voltage/Input Current Quality Efficiency





Little Box 1.0 - Prototype

System Employing Active Ceralink 1-O Power Pulsation Buffer

- 8.2 kW/dm³ - 8.9cm x 8.8cm x 3.1cm
- 96,3% Efficiency @ 2kW
- T_c=58°C @ 2kW
- $\begin{array}{l} \bigtriangleup u_{\rm DC,pp} &= 1.1\% \\ \bigtriangleup i_{\rm DC,pp} &= 2.8\% \\ \textit{THD+N}_{U} &= 2.6\% \\ \textit{THD+N}_{I} &= 1.9\% \end{array}$

- Compliant to All Original Specifications (!)
- No Low-Frequ. CM Output Voltage Component
- No Overstressing of Components
- All Own IP / Patents







Little Box 1.0 - Prototype

- System Employing Active Ceralink 1- Φ Power Pulsation Buffer
- 8.2 kW/dm³ - 8.9cm x 8.8cm x 3.1cm
- 96,3% Efficiency @ 2kW
- T_c=58°C @ 2kW

- $\begin{array}{l} \Delta u_{\rm DC} = \ 1.1\% \\ \Delta i_{\rm DC} = \ 2.8\% \\ \ THD + N_U = \ 2.6\% \\ \ THD + N_I = \ 1.9\% \end{array}$
- Compliant to All Original Specifications (!)
- No Low-Frequ. CM Output Voltage Component
- No Overstressing of Components
- All Own IP / Patents

ETH zürich





42/68

Little Box 1.0 - Measurement Results (1)

- System Employing Active Ceralink 1- Φ Power Pulsation Buffer
- Ohmic Load / 2kW







Compliant to All Specifications





Little Box 1.0 - Measurement Results (2)

• System Employing Active Ceralink 1- Φ Power Pulsation Buffer



Compliant to All Specifications

ETH zürich



Little Box 1.0 - Measurement Results (3)

• System Employing Active Ceralink 1- Φ Power Pulsation Buffer





Stationary Operation @ 2kW Output Power







Little Box 1.0 - Volume and Loss Distribution

Volume Distribution (240cm³)

Loss Distribution (75W)



- Large Heatsink (incl. Heat Conduction Layers)
- Large Losses in Power Fluctuation Buffer Capacitor (!)
- TCM Causes Relatively High Conduction & Switching Losses @ Low Power
 Relatively Low Switching Frequency @ High Power Determines EMI Filter Volume





Other Finalists

Topologies Switching Frequencies Power Density / Efficiency Comparison

> Detailed Descriptions: www.LittleBoxChallenge.com





Finalists - Performance Overview

18 Finalists (3 No-Shows) 7 Groups of Consultants / 7 Companies / 4 Universities

Note: Numbering of **Teams is Arbitrary**



70...300 W/in³

ETH zürich

- 35 kHz... 500kHz... 1 MHz (up to 1MHz: 3 Teams)
- Full-Bridge or DC/|AC|Buck Converter + Unfolder
- Mostly Buck-Type Active Power Pulsation Filters (Ceramic Caps of Electrolytic Caps)
 GaN (11 Teams) / SiC (2 Teams) / Si (2 Teams)



Finalists - Performance Overview

18 Finalists (3 No-Shows) 7 Groups of Consultants / 7 Companies / 4 Universities

Note: Numbering of **Teams is Arbitrary**



Finalists - Performance Overview

18 Finalists (3 No-Shows) 7 Groups of Consultants / 7 Companies / 4 Universities



70...300 W/in³

ETH zürich

- 35 kHz... 500kHz... 1 MHz (up to 1MHz: 3 Teams)
- Full-Bridge or DC/|AC|Buck Converter + Unfolder
- Mostly Buck-Type Active Power Pulsation Filters (Ceramic Caps of Electrolytic Caps)
- GaN (11 Teams) / SiC (2 Teams) / Si (2 Teams)



Note: Numbering of **Teams is Arbitrary**

ETH zürich

Category I: 300 – 400 W/in³ (1 Team)

• "Over the Edge"

- Hand-Wound Overstressed & Too Small Electrolytic Capacitors (210uF/400V)
- No Voltage Margin of Power Semiconductors (450V GaN, Hard Switching)
- 50V Voltage Source for Semicond. Voltage Stress Reduction
- Low-Frequ. CM AC Output Component



- Alternate Switching of Full-Bridge Legs
- Input Cap. of Full-Bridge Used for Power Pulsation Buffering
- 256 W/in³ (400 W/in³ Claimed) / 1MHz
- Multi-Airgap Toroidal Inductors (3F46, C_p≈1.5pF)
- Bare GaN Dies Directly Attached to Pin-Fin Heatsink
- High Speed Fan (Mini Drone Motor & Propeller)



Category I: 300 – 400 W/in³ (1 Team)

• "Over the Edge"

- Hand-Wound Overstressed Electrolytic Capacitors (210uF (?)/400V)
- No Voltage Margin of Power Semiconductors (450V GaN, Hard Switching)
- 50V Voltage Source for Semicond. Voltage Stress Reduction



- Alternate Switching of Full-Bridge Legs
- Input Cap. of Full-Bridge Used for Power Pulsation Buffering
- 256 W/in³ (400 W/in³ Claimed) / 1MHz
- Multi-Áirgap Toroidal Inductors (3F46, $C_p \approx 1.5 \text{ pF}$) Bare Dies Directly Attached to Pin-Fin Heatsink
- High Speed Fan (Mini Drone Motor & Propeller)



ETH zürich

Category II: 200 – 300 W/in³ (4 Teams) – Example #1



Category II: 200 – 300 W/in³ (4 Teams) – Example #2

• "At the Edge"

- Very Well Engineered Assembly (e.g. 3D-Printed Heatsink w. Integr. Fans, 1 PCB Board, etc.)
- No Low-Frequ. Common-Mode AC Output Component



- **201W / in³**
- Multi-Airgap (8 Gaps) Inductors
- 900V SiC @ 140kHz (PWM, Soft Sw. Around i=0 & Hard Switching)
- Buck-Type Active DC-Side Power Pulsation Filter / Ceramic Capacitors (X6S)





Category III: 100 – 200 W/in³ (8 Teams) – Example

- "Advanced Industrial"
- Sophisticated 3D Sandwich Assembly incl. Cu Honeycomb Heatsink
- Shielded Multi-Stage EMI Filter @ DC Input and AC Output
- No Low-Frequ. Common-Mode AC Output Component



■ Buck-Type DC-Side Active Power Pulsation Filter (<150µF)



ETH zürich ____

Category III: 100 – 200 W/in³ (8 Teams) – Example

- "Advanced Industrial"
- Sophisticated 3D Sandwich Assembly incl. Cu Honeycomb Heatsink
- Shielded Multi-Stage EMI Filter @ DC Input and AC Output
- No Low-Frequ. Common-Mode AC Output Component



- 143 W/in³
- GaN @ ZVS (35kHz...240kHz)
 2 x Interleaving for Full-Bridge Legs
- Buck-Type DC-Side Active Power Pulsation Filter (<150µF)





ETH zürich

Category IV: 50 – 100 W/in³ (1 Team)

- "Industrial"
- 400V_{max} Full-Bridge Input Voltage DC-Link Cap. Used as Power Pulsation Buffer (470uF)
- GaN Transistors / SiC Diodes (400kHz DC/DC, 60kHz DC/AC)
- Multi-Stage EMI Filter @ AC Output and L_{CM} + Feed-Trough C_{CM} @ DC Inp. (Not Shown)



■ ≈70 W/ in³

ETH zürich

- 98% CEC (Weighted) Efficiency
- 4.4% DC Input Current Ripple
- 54°C Surface Temp. / Cooling with 10 Mirco-Fans





Key Technologies Power Density Limit





Google Little Box Challenge Summary

Overall

- Engineering "Jewels"
- No (Fundamentally) New Approach / Topology
- Passives & 3D-Packaging are Finally Defining the Power Density
- Careful Heat Management (Adv. Heat Sink, Heat Distrib., 2-Side Integr. Cooling, etc.)
- Careful Mechanical Design (3D-CAD, Single PCB, Avoid Connectors, etc.)
- Clear Power Density / Efficiency Trade-Off

200W/in³ (12kW/dm³) Achievable

- f_s < 150kHz (Constant)
- SiC (Not GaN)
- ZVS (Partial, i.e. Around i=0)
- Full-Bridge Output Stage
- Active Power Pulsation Buffer (Buck-Type, X6S Cap.)
- Conv. EMI Filter Structure
- Multi-Airgap Litz Wire Inductors
- DSP Only (No FPGA)

ETH zürich







Little Box 2.0

DC/ AC Converter + Unfolder PWM vs. TCM incl. Interleaving ηρ-Pareto Limits for Non-Ideal Switches Final 3D-CAD Preliminary Exp. Results



ETH zürich

Little Box 2.0 – New Converter Topology (1)

- Alternative Converter Topology \rightarrow Only Single HF Bridge Leg + 60Hz-Unfolder
- DC/ AC Buck Converter + Full-Bridge Unfolder OR HF Half-Bridge & Half-Bridge Unfolder





ETH zürich

- *v*_{co} Easy to Generate/Control
 Higher Conduction Losses Due to FB-Unfolder
- Lower CM-Noise (DC & n x 120Hz-Comp.)
- C_{CM}=700nF Allowed for 50mA Gnd Current



- *v*_{AC1} More Difficult to Generate/Control
 Lower Conduction Losses
- Higher CM-Noise (DC and n x 120Hz-Comp.)
- C_{CM}=150nF Allowed for 50mA Gnd Current





ETH zürich

Little Box 2.0 – New Converter Topology (2)

- Alternative Converter Topology DC/ | AC | Buck Converter + Unfolder 60Hz-Unfolder (Temporary PWM for Ensuring Continuous Current Control) TCM or PWM of DC/ | AC | Buck-Converter



Full Optimization of All Converter Options for Real Switches / X6S Power Pulsation Buffer



59/68

Little Box 2.0 – Multi-Objective Optimization

- DC/ AC Buck Converter (Single Bridge Leg) + Unfolder & PWM Shows Best Performance Full-Bridge Would Employ 2 Switching Bridge Legs Larger Volume & Losses Interleaving Not Advantageous Lower Heatsink Vol. but Larger Total Vol. of Switches and Inductors



• ρ = 250W/in³ (15kW/dm³) @ η = 98% Efficiency Achievable for Full Optimization


ETH zürich

Little Box 2.0 – Control Structure



Each Stage (Buck & Unfolder) Controlled with Cascaded Current and Voltage Loop
Without Switching of Unfolder Control Like for Conventional Boost PFC Rectifier



- 60/68













■ 60 mm x 50 mm x 45 mm = 135 cm³ (8.2in³) → 14.8 kW/dm³ (243 W/in³)





Little Box 2.0 – Final Mechanical Construction (2)



60 mm x 50 mm x 45 mm = 135 cm³ (8.2in³) \rightarrow 14.8 kW/dm³ (243 W/in³)





Little Box 2.0 – Final Mechanical Construction (3)



■ 60 mm x 50 mm x 45 mm = 135 cm³ (8.2in³) → 14.8 kW/dm³ (243 W/in³)



ETH zürich

ETH zürich

Little Box 2.0 – Final Mechanical Construction (4)



60 mm x 50 mm x 45 mm = 135 cm³ (8.2in³) \rightarrow 14.8 kW/dm³ (243 W/in³)







60 mm x 50 mm x 45 mm = 135 cm³ (8.2in³) \rightarrow 14.8 kW/dm³ (243 W/in³)





ETH zürich

Little Box 2.0 – Measured Waveforms

• DC/|AC| Buck-Stage Output Voltage & Inductor Current







Resistive Load

ETH zürich

Inductive Load

Capacitive Load



66/68

Little Box 2.0 – Preliminary Efficiency Measurements

- **Performance of First DC**/ | AC | Buck Converter + Unfolder Prototype
- PWM Operation

ETH zürich

Without Power Pulsation Buffer



■ 98% for Res. Load Achievable if Cond. Losses of PCB (Copper Cross Sect.) & Unfolder (*R*_{ds,on}) are Red.



67/68





Source: whiskeybehavior.info





Performance Limits / Future Requirements

- 220...250W/in³ for Two-Level Bridge Leg + Unfolder
- 250...300W/in³ for Highly Integrated Multi-Level Approach
- Isol. Distance Requirements Difficult to Fulfill
- Fulfilling Industrial Inp. Overvoltage Requirem. would Signific. Reduce Power Density
- Low Frequency (20kHz...120kHz) SiC vs. HF (200kHz...1.2MHz) GaN
- Multi-Cell Concepts for LV Si (or GaN) vs. Two-Level SiC (or GaN)
- New Integr. Control Circuits and i=0 Detection for Sw. Frequency >1MHz
- Integrated Gate Drivers & Switching Cells
- High Frequency Low Loss Magnetic Materials
- High Bandwidth Low-Volume Current Sensors
- Low Loss Ceramic Capacitors Tolerating Large AC Ripple
- Passives w. Integr. Heat Management and Sensors
- 3D Packaging
- New U-I-Probes Required for Ultra-Compact Conv. R&D
- Specific Systems for Testing \rightarrow Devices Equipped with Integr. Measurement Functions
- Convergence of Sim. & Measurem. Tools \rightarrow Next Gen. Oscilloscope
- New Multi-Obj. Multi-Domain Simulation/Optim. Tools





ETH zürich

Thank You !





