

# Novel Tracking Power Supply for Linear Power Amplifiers

Guanghai Gong, *Student Member, IEEE*, Hans Ertl, *Member, IEEE*, and Johann W. Kolar, *Senior Member, IEEE*

**Abstract**—Conventional linear power amplifiers (LPAs) show a high output voltage quality but are characterized by high power losses and/or low power density. Therefore, there is a growing interest in increasing the efficiency of LPAs, e.g., for the realization of high power testing voltage sources. In this paper, a high-frequency isolated boost-type tracking power supply (TPS) system is proposed for the conditioning of the input voltage of an LPA. The output voltage of the TPS is varied according to the voltage to be formed by the LPA so that the voltage drop across the power amplifier output transistors is reduced to low values. This results in a significant increase of the total system efficiency. The operating principle of the proposed system is described. A design method for the output filter using the power supply rejection ratio of the LPA is proposed. This method ensures that the amplifier output voltage has minimal switching frequency components. Furthermore, a control system design method is presented that ensures good performance in the control of the constant inductor current of the switch-mode tracking stage. Finally, the theoretical considerations are verified by measurements on a 1-kW laboratory prototype.

**Index Terms**—Linear power amplifier (LPA), supply voltage conditioning, testing power supply, tracking power supply (TPS).

## I. INTRODUCTION

CONVENTIONAL linear power amplifiers (LPAs), as schematically shown in Fig. 1(a), are widely employed in the industry because of their high output voltage quality and excellent dynamic behavior. As shown in Fig. 1(b), such amplifiers are usually supplied with constant voltages. The time behavior of the current, voltage and instantaneous power of the output power transistor  $T_{p1}$  of an LPA is shown in Fig. 1(c) for class-AB operation. High losses occurring in the transistors result in a low efficiency, especially for supplying reactive loads. This constitutes a serious problem in particular for high power systems, which tend to be very bulky and expensive because of the large heat sinks required and the large power consumption. Consequently, there is a growing interest in increasing the efficiency of high power linear amplifier systems.

A very efficient way to avoid the aforementioned drawbacks is conditioning the supply voltage, i.e., varying the supply voltage of the LPA by using a tracking power supply (TPS)




Fig. 1. (a) Conventional LPA; (b) basic waveforms for constant supply voltage; (c) current, voltage and instantaneous power loss of transistor  $T_{p1}$  for constant supply voltage; (d) variation of the supply voltage according to the time behavior of the voltage to be generated by the LPA; (e) current, voltage, and instantaneous power loss of transistor  $T_{p1}$  for conditioned supply voltage.

that adjusts the supply voltages according to the required linear amplifier output voltage [1]–[5]. With this, the voltage drop across the linear amplifier power transistors could be reduced considerably, resulting in a corresponding reduction of the amplifier power losses. In [1], two buck converters, which have series connected output voltages, are proposed for achieving a variable amplifier supply voltage. In [2] a “class-I” power amplifier, which combines a class-A amplifier and a class-D switching power amplifier, is presented. Multiphase buck converters have been employed as the TPS for RF power amplifiers [3], and a 4.3 MHz buck converter is implemented as a TPS for polar Enhanced Data Rates for GSM Evolution transmitters [4]. Different analog voltage-mode control methods, self-oscillation and fixed-frequency PWM control for a TPS are compared in [5], where the self-oscillation control is claimed to show better dynamic performance. Besides using

Manuscript received February 22, 2005; revised October 12, 2007.

G. Gong and J. W. Kolar are with Power Electronic Systems Laboratory at ETH Zurich, 8092 Zurich, Switzerland.

H. Ertl is with Power Electronics Section of the Vienna University of Technology, 1040 Wien, Austria.

Digital Object Identifier 10.1109/TIE.2007.896152




Fig. 2. TPS topologies for a LPA. (a) Conventional realization [1]; (b) Proposed system [10].

TPS for conditioning the supply voltages of LPAs to improve the overall system efficiency, another attractive approach is to connect the outputs in parallel of a class-D amplifier which contributes the main load current and an LPA that generates a low amplitude difference current [6]–[9].

While the TPS topologies in [1]–[5] are based on buck-type converters, in this paper, a new isolated boost-type TPS topology is proposed for controlling the supply voltage of an LPA according to Fig. 1(d) [10], [11]. In principle, a TPS such as that shown in Fig. 2(a) could be employed for realizing a variable supply voltage according to Fig. 1(d). There, the input stage is formed by a three-level dc–dc converter topology [12], which reduces the blocking voltage stress on the primary side power transistors as compared to a full-bridge topology. Therefore, the concept is especially advantageous for high input voltage applications. The system output stage is formed by two buck converters with series-connected outputs. The control of the power amplifier supply voltages could be implemented with underlying current control. However, the system shows a high realization effort since a center-tapped transformer, four inductors, and four capacitors are employed on the secondary side. A further drawback is the limited maximum rate of change in output voltage by the output filter.

In this paper, a novel boost-type topology for realizing a TPS with comparably low effort is proposed and depicted in Fig. 2(b). Only a single inductor and two capacitors are required on the secondary side, although in a practical implementation an additional high frequency output filter might be required. However, the size of this filter is much smaller than the output filter of the buck-type converter [Fig. 2(a)] for the same LPA supply voltage ripple value. In this topology, a control loop is provided for impressing the secondary inductor current. Based on this, a tolerance band control of the supply voltages of the linear amplifier is performed by

proper gating of the power transistors  $T_5$  and  $T_6$ , and an excellent dynamic behavior of the voltage control can be achieved.

There are different possible applications for this novel approach. In this paper, we aim to use this system as a single-phase testing voltage source for aircraft equipment; however, the considerations will be as far as possible in general terms. The power level is selected as 1 kW, which is used for low power experimental systems. The system operation specifications are defined as

$$U_{o,rms} = 115 \text{ V} \pm 15\% \approx 98 \text{ V} \sim 132 \text{ V}$$

$$f_o = \text{dc} \sim 1 \text{ kHz}$$

$$I_{op,max} = 10 \text{ A}$$

where  $U_{o,rms}$  is the RMS value of the output voltage,  $f_o$  is the output frequency and  $I_{op,max}$  is the maximum output peak current. The output voltage range covers the abnormal single-phase voltage range, 97~134 V, of the 115 Vrms ac mains in aircraft according to DO-160D Change No. 2. The specified output frequency is selected with respect to the widest abnormal mains frequency range, 360~800 Hz, which is defined for testing A(WF) catalog equipment as well as referring to DO-160D Change No. 2.

In the following analysis, the LPA transistor losses are first compared in case of different input voltage conditions in Section II. Then the key issues of the TPS design will be discussed in Section III. In Section IV, the output filter will be designed to limit the switching noise at the output voltage. Furthermore, a current loop design with feedforward control based on the derived small signal model of the TPS will be treated in Section V. Finally, Section VI shows the experimental results.

## II. LPA TRANSISTOR LOSSES FOR DIFFERENT INPUT VOLTAGE CONDITIONS

For the following calculations, we assume the output voltage of the LPA as:

$$u_o = U_{op} \sin \omega t. \quad (1)$$

Assuming a linear load, the resulting output (load) current is

$$i_o = \frac{U_{op}}{Z_L} \sin(\omega t - \varphi) = I_{op} \sin(\omega t - \varphi) \quad (2)$$

where  $Z_L$  is the magnitude of the load impedance and  $\varphi \in (-\pi, +\pi)$  is the phase angle of the load current. The output power of the linear amplifier then is

$$P_o = \frac{U_{op}^2}{2Z_L} \cos \varphi. \quad (3)$$

For an LPA operating in class-AB mode, the low quiescent current can be neglected for the losses calculation. Therefore, the losses resulting for transistor  $T_{p1}$  [see Fig. 1(c)] are

$$\begin{aligned} P_{T_{p1},lin} &= \frac{1}{2\pi} \int_{\varphi}^{\varphi+\pi} (V_{CC} - U_{op} \sin \omega t) \cdot \frac{U_{op}}{Z_L} \sin(\omega t - \varphi) d\omega t \\ &= \frac{U_{op}}{2\pi \cdot Z_L} \left( 2V_{CC} - \frac{1}{2}\pi \cdot U_{op} \cos \varphi \right). \end{aligned} \quad (4)$$

In case the class-AB power amplifier is supplied by the proposed converter, we have for the power losses of transistor  $T_{p1}$  [see Fig. 1(e)] and  $\varphi \in (0, +\pi)$

$$\begin{aligned} P_{T_{p1},pro} &= \frac{1}{2\pi} \left[ \int_{\varphi}^{\pi} V_a \cdot \frac{U_{op}}{Z_L} \cdot \sin(\omega t - \varphi) d\omega t \right. \\ &\quad \left. + \int_{\pi}^{\pi+\varphi} (V_a - U_{op} \sin \omega t) \right. \\ &\quad \left. \cdot \frac{U_{op}}{Z_L} \cdot \sin(\omega t - \varphi) d\omega t \right] \\ &= \frac{U_{op}}{2\pi \cdot Z_L} \left[ 2V_a + \frac{1}{2}U_{op} (\sin \varphi - \varphi \cos \varphi) \right] \end{aligned} \quad (5)$$

where  $V_a = V_{CC} - U_{op}$  denotes the voltage remaining across a conducting power transistor. For  $\varphi \in (-\pi, 0)$ , the power losses in transistor  $T_{p1}$  are

$$\begin{aligned} P_{T_{p1},pro} &= \frac{1}{2\pi} \left[ \int_{\varphi}^0 (V_a - U_{op} \sin \omega t) \cdot \frac{U_{op}}{Z_L} \cdot \sin(\omega t - \varphi) d\omega t \right. \\ &\quad \left. + \int_0^{\pi+\varphi} V_a \cdot \frac{U_{op}}{Z_L} \cdot \sin(\omega t - \varphi) d\omega t \right] \\ &= \frac{U_{op}}{2\pi \cdot Z_L} \left[ 2V_a + \frac{1}{2}U_{op} (\varphi \cos \varphi - \sin \varphi) \right]. \end{aligned} \quad (6)$$




Fig. 3. Dependency of the normalized transistor losses [normalization with reference to  $S^*$  as defined in (8)], input power, output power, and efficiency of a linear class-AB power amplifier on the load phase angle (a) for a constant supply voltage and (b) for the proposed supply voltage conditioning.




Fig. 4. Dependence of the normalized transistor power losses on the normalized amplifier output voltage amplitude (a) for constant supply voltage and (b) for supply voltage conditioning according to Fig. 1(d).

By combining (5) and (6) the power losses of transistor  $T_{p1}$  for  $\varphi \in (-\pi, +\pi)$  result in

$$P_{T_{p1},pro} = \frac{U_{op}}{2\pi \cdot Z_L} \left( 2V_a + \frac{1}{2}U_{op} |\sin \varphi - \varphi \cos \varphi| \right). \quad (7)$$

In Fig. 3, the normalized transistor losses, the input power  $P_{in} = P_o + 2P_{Tp}$ , the output power  $P_o$  and the efficiency  $\eta$  of the linear class-AB power amplifier are given for different load conditions for the assumed operating parameters of  $V_{CC} = 230$  V,  $V_a = 30$  V,  $U_{op} = 200$  V, and  $Z_L = 20$   $\Omega$ . Here, the normalization basis for the power is defined as

$$S^* = \frac{U_{op}^2}{2 \cdot Z_L} \quad (8)$$

and  $P_{Tp}$  denotes the losses of a power transistor. To employ the proposed concept, the transistor power losses can be significantly reduced in comparison to a constant supply voltage and this results in a significant improvement of the amplifier efficiency [in Fig. 3, the efficiency is only shown for passive loads, i.e., for phase angle values  $\varphi \in (-\pi/2, +\pi/2)$ ].

In Fig. 4, the normalized transistor power losses are depicted depending on the normalized output voltage amplitude, where the normalization basis is the maximum output voltage amplitude  $U_{op,max}$ ; and the operating parameters are  $V_{CC} = 230$  V,  $V_a = 30$  V,  $U_{op,max} = 200$  V, and  $Z_L = 20$   $\Omega$ . Evidently, the losses are reduced significantly due to the conditioning of the supply voltage.




Fig. 5. Structure of the proposed TPS using a buck converter as the input stage instead of a three-level isolated dc–dc converter.  $V_a$  is the offset voltage;  $V_b$  is the width of the tolerance band.

### III. TPS DESIGN

First, the operating principle of the TPS will be described in this section, then the switching frequency of the boost stage MOSFET is analyzed and the dimensioning of the output capacitors is explained. Furthermore, the equations for calculating the current stresses on the components are given and the calculated results are verified by numerical simulation, and finally the components are selected according to the defined specifications.

#### A. Basic Operating Principle

To simplify the analysis of the system and focus on the main aspects, the three-level isolated dc–dc converter is replaced by a buck converter in the following analysis. The control structure of the proposed TPS is shown in Fig. 5. The proposed converter consists of: 1) a buck stage, in which the main inductor is split into two inductors  $L_1$  and  $L_2$  in order to have the same common-mode noise rejection in both paths. The inductor current  $i_L$  is controlled to a constant value and the constant-frequency, average current-mode control and feedforward of the local average value of the voltage across the power transistors  $T_2$  and  $T_3$  are employed; 2) a boost stage where a tolerance band control is performed to achieve high dynamics with a low realization effort; and 3) an output filter that reduces the supply voltage switching ripple to guarantee a good output voltage THD plus noise (THD+N) figure of the LPA [13].

The conduction states of the output stage are shown in Fig. 6 for positive load current. There, the buck-type input stage is represented by a current source  $i_L$  and the output filter is neglected. To realize the control of the supply voltages of the LPA according to Fig. 5,  $T_3$  remains in the ON-state in case  $u_{C-}$  is higher than the reference value  $u_{C-}^* - (1/2)V_b$ , where  $V_b$  is the width of the tolerance band. When the positive supply voltage  $u_{C+}$  due to the current consumption of the linear amplifier [see Fig. 6(a)] reaches the lower boundary of the tolerance band  $u_{C+}^* - (1/2)V_b$ ,  $T_2$  is turned off [see Fig. 6(b)] and the current  $i_L$  commutates into  $D_2$  and recharges the output capacitor  $C_2$ . If  $u_{C+}$  reaches the upper boundary of the

tolerance band  $u_{C+}^* + (1/2)V_b$ ,  $T_2$  is turned on, accordingly diode  $D_2$  blocks [see Fig. 6(a)], and  $i_L$  free-wheels through  $T_2$  and  $T_3$ .

#### B. Switching Frequency Analysis

The switching frequency range of the boost switches is now analyzed and this information is used for calculating the switching losses and designing the output filter. Since the switching frequency is much higher than the output current frequency, a balanced charge flow of the output capacitors is assumed over a switching period. The charge flow balance of the capacitor  $C_2$  is given by

$$(I_L - I_{op} \cdot \sin(\omega t - \varphi)) \cdot T_{on} = I_{op} \cdot \sin(\omega t - \varphi) \cdot T_{off} \quad (9)$$

where  $\omega t \in (\varphi, \pi + \varphi)$ . The discharge time can be calculated as

$$T_{off} = C \cdot \frac{V_b}{I_{op} \cdot \sin(\omega t - \varphi)} \quad (10)$$

where  $C = C_2 = C_3$ . Therefore, the local switching frequency  $f_s$  can be derived as

$$f_s = \frac{1}{T_{on} + T_{off}} = \frac{\sin \omega t \cdot (\alpha - \sin \omega t)}{\alpha \cdot C \cdot V_b} \cdot I_{op} \quad (11)$$

where  $\alpha$  denotes the current ratio  $\alpha = I_L/I_{op}$ . The maximum switching frequency therefore is given by

$$f_{s,max} = \frac{\alpha \cdot I_{op}}{4C \cdot V_b} = \frac{I_L}{4C \cdot V_b} \quad (12)$$

and the average switching frequency is

$$f_{s,avg} = \frac{1}{2\pi} \int_0^\pi f_s d\omega t = \frac{I_{op}}{2\alpha \cdot C \cdot V_b} \left( \frac{2\alpha}{\pi} - \frac{1}{2} \right). \quad (13)$$

As shown in (12) and (13), the switching frequency of the boost stage is inversely proportional to the width of the




Fig. 6. Simplified equivalent circuit of the proposed converter and conduction states of the output stage for positive load current.

hysteresis band  $V_b$ . To select the width of the hysteresis band, we need a compromise between the boost stage switching frequency and the output switching noise. For example, if we reduce  $V_b$ , the switching frequency of the boost stage will be increased, which results in higher switching losses. On the other hand, the switching noise contained in the output voltage of the converter is lowered, which decreases the filtering requirement of the output filter.

### C. Dimensioning of the Output Capacitors $C_2$ and $C_3$

The capacitance  $C$  of the output capacitors  $C_2$  and  $C_3$  has a significant influence on the required current source value  $I_L$  and the switching frequency of the boost stage. Decreasing the capacitance of  $C_2$  and  $C_3$  can bring the benefit of lower required value of  $I_L$  that will reduce the current stresses of the power components [see (15)], but increases the switching frequency of the boost stage as given in (12) and (13). A practical selection of the output capacitor value is to limit the maximum capacitor current value to 20% of the peak current of the LPA. The capacitor value then can be calculated as

$$C \approx \frac{0.2 \cdot I_{op}}{2\pi \cdot f_o \cdot U_{op}} \quad (14)$$

where  $f_o$  is the output frequency.

### D. Constant Inductor Current $I_L$

To ensure the good performance of the supply voltages conditioning, the constant inductor current  $I_L$  must always be higher than the summed current  $I_{sum}$  needed by the LPA and output capacitors, which is

$$I_{sum} = I_{op} \sin(\omega t - \varphi) + \omega \cdot C \cdot U_{op} \cos(\omega t). \quad (15)$$

The required maximum value  $I_{sum,max}$  of the inductor current (which occurs for capacitive loading of the amplifier) can be calculated as

$$I_{sum,max} = I_{op} + \omega \cdot C \cdot U_{op}. \quad (16)$$

With respect to the switching ripples in the inductor current and providing a modulation margin for  $T_2$  and  $T_3$ , the constant inductor current is set to

$$I_L^* = 1.4 \cdot I_{sum,max}. \quad (17)$$

TABLE I  
COMPARISON OF THE CALCULATED AND SIMULATED COMPONENT STRESSES

		Current [A]	
		Calculated	Simulated
$T_1$	avg	5.46	5.48
	rms	9.05	9.05
$D_1$	avg	9.54	9.52
	rms	11.96	11.99
$T_{2,3}$	avg	11.82	11.82
	rms	13.31	13.34
$D_{2,3}$	avg	3.18	3.19
	rms	6.91	6.90
$C_{2,3}$	rms	4.77	4.82

### E. Current Stresses on the Components

For the calculation of the current stresses, it is assumed that the circuit is operating symmetrically, i.e., the current stresses of  $T_2$ ,  $D_2$  and  $C_2$  are the same as the current stresses of  $T_3$ ,  $D_3$  and  $C_3$ , respectively, and all components are ideal, i.e., the output power of the system is equal to the input power. With this, we have for the average and rms value of the current through transistor  $T_1$

$$I_{T_1,avg} = \frac{P_o + 2P_{T_{p1},pro}}{U_{in}} \quad (18)$$

$$I_{T_1,rms} = \sqrt{I_{T_1,avg} \cdot I_L}. \quad (19)$$

Furthermore, the diode  $D_1$  values are

$$I_{D_1,avg} = I_L - I_{T_1,avg} \quad (20)$$

$$I_{D_1,rms} = \sqrt{I_{D_1,avg} \cdot I_L}. \quad (21)$$

The average and rms value of the current through  $D_2$  is

$$I_{D_2,avg} = \frac{1}{2\pi} \int_{\varphi}^{\pi+\varphi} I_{op} \sin(\omega t - \varphi) d\omega t = \frac{I_{op}}{\pi} \quad (22)$$

$$I_{D_2,rms} = \sqrt{\frac{I_{D_2,avg}}{I_L}} \cdot I_L = \sqrt{\frac{I_{op} \cdot I_L}{\pi}}. \quad (23)$$

Finally, we have for the average value and the rms value of the current through the boost transistors  $T_2$

$$I_{T_2,avg} = I_L - I_{D_2,avg} = \left(\alpha - \frac{1}{\pi}\right) I_{op} \quad (24)$$

$$I_{T_2,rms} = \sqrt{\frac{I_{T_2,avg}}{I_L}} \cdot I_L = \sqrt{\left(\alpha - \frac{1}{\pi}\right) \cdot I_{op} \cdot I_L}. \quad (25)$$

To calculate the rms value of the currents through  $C_2$  and  $C_3$ , it is assumed that the current through the output capacitor  $C_2$  (or  $C_3$ ) only occurs when the corresponding transistor  $T_{p1}$  (or  $T_{p2}$ ) is conducting, and the output current  $i_o$  is constant

TABLE II  
POWER COMPONENTS OF THE TPS

Components	Denomination	Type
Input Electrolytic Capacitor	$C_I$	2 x 470 $\mu$ F/220VDC
CoolMOS	$T_I$	SPW20N60C3
Power Diode	$D_I$	RHRG3060
Inductor	$L_1, L_2$	120 $\mu$ H, 58439-A2, AWG13, 38 turns
CoolMOS	$T_2, T_3$	SPW47N60C3
Power Diode	$D_2, D_3$	ISL9R1560P2
Film Capacitor	$C_2, C_3$	0.47 $\mu$ F/275VAC
Output Filter Inductor	$L_{F1}, L_{F2}$	24 $\mu$ H, 58550-A2, AWG15, 30 turns
Damping Inductor	$L_{d1}, L_{d2}$	34 $\mu$ H, 58550-A2, AWG15, 37 turns
Output Filter Capacitor	$C_{F1}, C_{F2}$	0.33 $\mu$ F/275 VAC

during the switching period. Here, the square of the local rms value of the capacitor current  $i_c$  in a single switching period is defined as

$$\begin{aligned} i_{cs}^2 &= \frac{1}{T_s} \int_0^{T_s} i_c^2 dt \\ &= \frac{1}{T_s} \left( (I_L - I_{op} \sin(\omega t - \varphi))^2 \cdot T_{on} \right. \\ &\quad \left. + (I_{op} \sin(\omega t - \varphi))^2 \cdot T_{off} \right). \end{aligned} \quad (26)$$

By combining (26) with (9) and (10), we have

$$i_{cs}^2 = I_{op} \sin(\omega t - \varphi) \cdot (I_L - I_{op} \sin(\omega t - \varphi)). \quad (27)$$

Therefore, the rms value of the output capacitor current during one output period  $T_o$  can be calculated as

$$\begin{aligned} I_{C2,rms} &= \sqrt{\frac{1}{2\pi} \int_{\varphi}^{\pi+\varphi} i_{cs}^2 d\omega t} \\ &= \sqrt{\frac{1}{2\pi} \int_{\varphi}^{\pi+\varphi} I_{op} \sin(\omega t - \varphi) \cdot (I_L - I_{op} \sin(\omega t - \varphi)) d\omega t} \\ &= I_{op} \sqrt{\frac{\alpha}{\pi} - \frac{1}{4}}. \end{aligned} \quad (28)$$

The stresses on the components have to be calculated for the worst operation point, i.e., the output voltage  $U_{o,rms} = 132$  V and the output current  $I_{op} = 10$  A for a resistive load. The calculated components current stresses are compared to the simulated results, as shown in Table I, there, for the operating parameters  $U_{in} = 200$  V,  $V_a = 25$  V,  $I_L = 15$  A,  $U_{o,rms} = 132$  V,  $I_{op} = 10$  A,  $R_L = 18.6$   $\Omega$  and  $f_o = 400$  Hz have been selected. The simulated results show a very good correspondence to the calculated values. According to the components

current stresses listed in Table I, the main power devices are selected (see Table II in Section VI).

#### IV. OUTPUT FILTER DESIGN

The power supply voltages for the LPA include switching frequency ripples and this can reduce the quality of the output voltage due to the nonideal power supply rejection ratio (PSRR) of the LPA. Therefore, a filter is placed between the converter and the LPA to limit the switching noise. However, the cutoff frequency of this filter should not be made too low as it can reduce the performance of the output voltage tracking.

In this section, a small signal model of a feedforward controlled LPA is considered to derive the PSRR. Then, for a given THD+N limitation, a guide line to specify the harmonics of the supply voltages is calculated by using the derived PSRR. Finally, the output filter is designed to meet the harmonic requirement of the supply voltages for the LPA.

##### A. PSRR Consideration of the LPA

First, the PSRR of a simplified LPA is analyzed to specify the ripple limitation of the power supply voltage. The PSRR is very dependent on the configuration and on component parameters of the LPA [13], [14]. To verify the proposed TPS, a simple class-AB power amplifier using feedforward control is experimentally analyzed. The schematic of the amplifier is shown in Fig. 7. An integrated, high-voltage, power amplifier device, APEX PA97, is employed to amplify the input voltage and provide the driver signal  $u_{vas}$  for the output power stage. After biasing the driver signal  $u_{vas}$ , two gate voltages  $u_{g1}$  and  $u_{g2}$  are generated and applied to the output power stage, which is a typical push-pull complementary stage.

In the experimental system, only the output power stage is supplied by the TPS while the voltage gain stage is supplied by additional constant power supplies  $V_{S+}$  and  $V_{S-}$  (see Fig. 7). Therefore, the switching noise from the TPS is coupled to the system only through the output power stage of the LPA. To simplify the derivation of the PSRR of the LPA, we assume during the following analysis that: 1) the current is equally distributed




Fig. 7. Circuit schematic of a simple laboratory class-AB power amplifier employing feedforward control.




Fig. 8. Simplified small signal model for deriving the positive PSRR. (refer to Fig. 7).

in the power MOSFETs both in positive and negative power stages; 2) all the passive components are ideal.

Fig. 8 shows the simplified small signal model for deriving the positive PSRR. In this model, the gate-to-source capacitance is defined as  $C_{gs}$ ;  $C_{gd}$  is the gate-to-drain capacitance;  $g_m$  and  $r_o$  are the transconductance and output impedance of the MOSFET, respectively;  $R_s$  is the resistance of the current sharing resistors;  $R_L$  is the load resistance;  $Z_G(s)$  is the impedance of the drive stage (shaded gray area in Fig. 8), where the impedance of the bias stages is neglected since the impedance of the bias stages is relatively smaller compared to the other series-connected components in this branch, and  $Z_{pa}(s)$  is the output impedance of the PA97 with the designed negative feedback (parameters given in Fig. 7).

The negative PSRR can be deduced analogically. The calculated and measured PSRR for positive supply-rail and negative supply-rail are compared in Fig. 9. The calculated PSRRs have good matching with the measured results from the labora-






Fig. 9. Comparison of calculated and measured PSRR for (a) positive supply-rail and (b) negative supply-rail. The parameters for testing positive PSRR are:  $U_o = 100$  V,  $U_{ds} = 25$  V,  $R_L = 30$   $\Omega$ ,  $C_{gs} = 751$  pF,  $C_{gd} = 19$  pF,  $g_m = 0.8$  S,  $r_o = 1.8$  M $\Omega$  [15]; the parameters for testing negative PSRR are:  $U_o = -100$  V,  $U_{ds} = -25$  V,  $R_L = 30$   $\Omega$ ,  $C_{gs} = 819$  pF,  $C_{gd} = 26$  pF,  $g_m = 0.9$  S,  $r_o = 1.6$  M $\Omega$  [16].

tory hardware. Furthermore, the results show that the negative PSRR is less than positive PSRR. The main reason is that the gate-to-drain capacitance of P-channel MOSFET MTP2P50E employed in the negative power stage is higher than that of




Fig. 10. Simulated TPS voltage spectrum with/without filter. Simulation parameters are:  $I_L = 15$  A,  $V_b = 25$  V,  $U_{o,rms} = 115$  V,  $f_o = 400$  Hz,  $R_L = 16.2 \Omega$ .

N-channel MOSFET MTP3N60E used in the positive power stage, since the PSRR can be approximated as

$$\text{PSRR}(s) = \frac{\hat{u}_{p+}(s)}{\hat{u}_o(s)} \approx \frac{s \cdot C'_{gd} \cdot Z_G(s) + 1}{s \cdot C'_{gd} \cdot Z_G(s)} \quad (29)$$

where  $C'_{gd} = 6 \cdot C_{gd}$ . It has been verified numerically that this approximated function closely matches the calculated PSRR resulting from the model given in Fig. 8. Therefore, the dominant parameters of the output stage for determining the PSRR are the gate-to-drain capacitance  $C_{gd}$  and the drive stage impedance  $Z_G(s)$ . In Fig. 9, it is shown that the PSRR has a slope of  $-20$  dB/dec for low frequencies, and if the frequency increases beyond a certain frequency, then the LPA can no longer attenuate the supply voltage ripple and the ripple appears directly on the output voltage of the LPA.

As seen in (29), the gate-to-drain capacitance  $C_{gd}$  has a strong impact on the PSRR; however,  $C_{gd}$  is highly dependent on the drain-to-source voltage  $U_{ds}$  of the power MOSFET. For a higher  $U_{ds}$  across the MOSFET, a higher PSRR can be achieved in the LPA, but on the other hand, this increases the voltage drop across the MOSFET and results in higher power losses. Moreover, the closed loop control of the LPA output voltage can increase the low frequency PSRR, but this is limited by the bandwidth of the control loop.

### B. Output Filter Design

For LPAs, the required THD+N figure that characterizes the output voltage quality (output distortion due to the nonlinearities in the signal path of amplifiers [17]) is dependent on the application, and in this paper a value of 0.1% is assumed to be suitable. The aim of the filter design is to limit the output voltage noise caused by the switching frequency ripple of the supply voltages so as not to significantly influence the THD+N figure.

The simulated spectrum of the switching frequency voltage ripple in the output voltage of the TPS without a filter is shown in Fig. 10. The spectrum illustrates that the switching noise is mainly between 100 and 300 kHz.

Before undertaking the filter design, a guideline for the rms amplitude of any output voltage harmonic component caused by the switching power supply must be specified, and in this case a value of less than 10% of the THD+N figure is used.




Fig. 11. Topology and parameters of the output filter.

The guideline is given by (30) and is shown in Fig. 10, where the THD+N figure is assumed to be 0.1% for testing power supply applications

$$V_{\text{guide}}(s) = 0.1 \cdot 0.1\% \cdot U_{\text{op}} \cdot \text{PSRR}(s). \quad (30)$$

In the previous equation, the negative supply-rail rejection ratio is used since it is worse than the positive supply-rail rejection ratio. A filter topology is selected and the parameters of the components are calculated to fulfill the criteria, as shown in Fig. 11. The design of the filter parameters uses the procedure referred to in [18] and [19]. The spectrum of the filtered output voltage of the TPS is shown in Fig. 10, where all the frequency components are lower than the required level. The total noise in the output voltage caused by the supply switching noise in case of no output filter is about 0.6% of the output fundamental for the nominal operating point; with the output filter, the noise figure is significantly reduced to 0.05%.

## V. CONTROLLER DESIGN

In this section, the small signal model of the TPS is firstly derived, then feedforward control is implemented to improve the stability of the system, and finally the design of the constant current controller is described.

### A. Linearized Small Signal Model

The equivalent circuit of the TPS when the upper output stage is operating is given in Fig. 12(a), and the corresponding linearized small signal model including the main damping resistance is shown in Fig. 12(b) [20]. The damping resistances include the equivalent resistances  $R_{e1}$  and  $R_{e2}$  of the semiconductor in the buck stage and boost stage, the resistances  $R_{s,u1}$ ,  $R_{s,i1}$  and  $R_{s,u2}$ ,  $R_{s,i2}$  represent the switching losses of the buck stage and boost stage; the resistances  $R_{LM}$  is the summation of the equivalent series resistances of the inductor  $L_1$  and  $L_2$ ;  $R_{LF1}$  and  $R_{LD1}$  are the equivalent series resistances of the output filter inductors. The equivalent semiconductor resistances  $R_{e1}$  and  $R_{e2}$  representing the semiconductor conduction losses can be determined from

$$\begin{aligned} R_{e1} &= D_1 \cdot R_{T1} + (1 - D_1) \cdot r_{D1} \\ R_{e2} &= D_2 \cdot R_{T2} + (1 - D_2) \cdot r_{D2} \end{aligned} \quad (31)$$

where  $D_1$  and  $D_2$  are the static duty cycle of the buck stage and boost stage,  $R_{T1}$  and  $r_{D1}$  are the on-resistance of the switch and






Fig. 12. (a) Equivalent circuit of the TPS when the upper output stage is operating, and (b) the corresponding linearized small signal model including the main damping resistances.

diode of the buck stage, and  $R_{T_2}$  and  $r_{D_2}$  are the on-resistance of the switch and diode of the boost stage. The voltage sources  $U_{e1}$  and  $U_{e2}$  denote the equivalent voltage drops of the diodes in the buck stage and boost stage. These voltage sources do not influence the small signal model but slightly alter the dc operating point of the system.

The influence of the switching losses in the buck stage (or the boost stage) to the small signal model can be represented by damping resistors  $R_{s,u}$  and  $R_{s,i}$  [21]. This consideration is based on an approximation that the switching losses including turn on losses, turn off losses and reverse recovery losses are proportional to the multiplication of the switching voltage  $U_{sw}$  and switching current  $I_{sw}$  at a given operating point as given by

$$P_{sw} = k_{tt} \cdot f_{sw} \cdot U_{sw} \cdot I_{sw} \quad (32)$$

where  $k_{tt}$  is the switching losses coefficient which can be obtained by using (32) to fit the switching losses measurement results and  $f_{sw}$  is the switching frequency. The damping resistors  $R_{s,u}$  and  $R_{s,i}$  can be calculated as [21]

$$R_{s,u} = \frac{2U_{sw}}{k_{tt} \cdot f_{sw} \cdot I_{sw}} \quad (33)$$

$$R_{s,i} = \frac{k_{tt} \cdot f_{sw} \cdot U_{sw}}{2I_{sw}} \quad (34)$$

By applying (33) and (34) to the switches of buck and boost stages, respectively, the damping resistors  $R_{s,u1}$ ,  $R_{s,i1}$ ,  $R_{s,u2}$  and  $R_{s,i2}$  can be calculated as

$$R_{s,u1} = \frac{2U_{in}}{k_{tt1} \cdot f_{buck} \cdot I_L}, \quad R_{s,i1} = \frac{k_{tt1} \cdot f_{buck} \cdot U_{in}}{2I_L} \quad (35)$$

$$R_{s,u2} = \frac{2U_{C+}}{k_{tt2} \cdot f_{boost} \cdot I_L}, \quad R_{s,i2} = \frac{k_{tt2} \cdot f_{boost} \cdot U_{C+}}{2I_L} \quad (36)$$




Fig. 13. Comparison of the step responses between measurement results and calculation results, at the operating points of  $D_1 = 0.5$  and  $D_2 = 0.5$  (buck-boost mode) and  $D_1 = 0.5$  and  $D_2 = 0$  (buck mode). The operating parameters are: input voltage  $U_{in} = 100$  V,  $R_L = 30 \Omega$ ,  $f_{buck} = 100$  kHz,  $f_{boost} = 100$  kHz,  $U_{C+} = 100$  V (buck-boost mode)/50 V (buck mode). Time scale:  $50 \mu s/div$ .

where  $f_{buck}$  is the switching frequency of the buck stage,  $f_{boost}$  is the average switching frequency of the boost stage for the considered operating point,  $k_{tt1}$  and  $k_{tt2}$  are the measured switching losses coefficient of the buck stage and boost stage, respectively.

The step responses of the inductor current,  $i_L$ , for a small change in the buck-stage duty cycle ( $\Delta d_1 = 8\%$ ) are shown in Fig. 13. The results from two typical operating points, a buck-boost mode ( $D_1 = 0.5$  and  $D_2 = 0.5$ ) and buck mode ( $D_1 = 0.5$  and  $D_2 = 0$ ), are measured experimentally and compared with the theoretical responses. Here, the semiconductor parameters employed to perform the theoretical calculation are obtained from the components' datasheets, assuming the junction temperature of  $125^\circ\text{C}$ . These parameters are:  $R_{T_1} = 0.29 \Omega$ ,  $r_{D_1} = 0.037 \Omega$ ,  $k_{tt1} = 1.0 \times 10^{-7}$  s,  $R_{LM} = 0.03 \Omega$ ,




Fig. 14. Small signal block diagram for inductor current control.

$R_{T_2} = 0.11 \Omega$ ,  $r_{D_2} = 0.06 \Omega$ ,  $k_{tt2} = 7.8 \times 10^{-8} \text{ s}$ . The calculated damping resistances in buck mode are:  $R_{s,u1} = 12 \text{ k}\Omega$ ,  $R_{s,i1} = 0.3 \Omega$ ,  $R_{e1} = 0.16 \Omega$ ,  $R_{e2} = 0.06 \Omega$ ,  $R_{s,i2} = 0.09 \Omega$ ,  $R_{s,u2} = 9.7 \text{ k}\Omega$ . In buck-boost mode, these resistances are:  $R_{s,u1} = 3 \text{ k}\Omega$ ,  $R_{s,i1} = 0.075 \Omega$ ,  $R_{e1} = 0.16 \Omega$ ,  $R_{e2} = 0.085 \Omega$ ,  $R_{s,i2} = 0.05 \Omega$ ,  $R_{s,u2} = 4.9 \text{ k}\Omega$ . The figure shows that the theoretical model closely predicts the actual response. It can also be seen that the buck-boost mode of operation has higher damping and a longer rise time compared to the buck mode of operation.

### B. Feed-Forward Control and Current Loop Design

From the system small signal model, the transfer function  $G_{d1i}(s)$  from buck stage duty cycle variations,  $\hat{d}_1(s)$ , to the inductor current small signal,  $\hat{i}_L(s)$ , and the transfer function  $G_{ui}(s)$  from the output voltage variations of boost stage,  $\hat{u}_{C+}(s)$ , to  $\hat{i}_L(s)$  can be derived. Since the boost stages utilize hysteresis control, the output voltage  $u_{C+}$  can be assumed to be identical to the reference voltage (ignoring the switching ripple and small time delays). The boost stage output voltage variations,  $\hat{u}_{C+}(s)$ , can be considered as a disturbance to  $\hat{i}_L(s)$  and therefore the focus is on analyzing  $G_{d1i}(s)$  in order to design the proper controller  $G_c(s)$  for the constant current control. The control block diagram for the inductor current control schematic of Fig. 5 is illustrated in Fig. 14, where the inductor current feedback coefficient  $K_{FB}$  is 0.2;  $G_{FF}(s)$  is the low-pass filter for the feedforward voltage  $u_2$  (voltage across the boost transistors  $T_2$  and  $T_3$  as shown in Fig. 5), the feedforward coefficient  $K_{FF} = 1/U_{in}$ , and the triangular carrier coefficient  $F_M$ , which is the reciprocal value of the peak-to-peak amplitude of the triangular carrier of the PWM.

From Fig. 12 the derivative equation of  $\hat{i}_L$  can be written as (with  $U_{in} = \text{const}$  and  $U_{C+} = \text{const}$ )

$$L \frac{d\hat{i}_L}{dt} + R_{\text{total}} \cdot \hat{i}_L = U_{in} \cdot \hat{d}_1 + U_{C+} \cdot \hat{d}_2 \quad (37)$$

where  $R_{\text{total}} = R_{s,i1} + R_{e1} + R_{LM} + R_{e2} + R_{s,i2}$ . Since  $\hat{u}_{C+} = 0$ , there should be no charge of the local average output current and/or no current through  $C_2$ , therefore we have

$$(1 - D_2) \cdot \hat{i}_L - I_L \cdot \hat{d}_2 = 0. \quad (38)$$

By combining (37), (38) and performing Laplace transformation, the transfer function  $G_{d1i}(s)$  can be derived as

$$G_{d1i}(s) = \frac{\hat{i}_L(s)}{\hat{d}_1(s)} = \frac{U_{in}}{s \cdot L + R_{\text{total}} - \frac{U_{C+} \cdot (1 - D_2)}{I_L}}. \quad (39)$$

For most operating points, the transfer function  $G_{d1i}(s)$  has a pole in the right half-plane, but by using feedforward control (see Fig. 5) the poles can be shifted to the left half-plane. Here, the feedforward voltage variation  $\hat{u}_2(s)$  is

$$\hat{u}_2(s) = (R_{e2} + R_{s,i2}) \cdot \hat{i}_L(s) - U_{C+} \cdot \hat{d}_2(s). \quad (40)$$

By employing the feedforward control, as shown in Fig. 14, the control duty cycle variation  $\hat{d}_1(s)$  is changed to

$$\hat{d}_1(s) = \hat{d}'_1(s) + K_{FF} \cdot \hat{u}_2(s) \quad (41)$$

where the low-pass filter  $G_{FF}(s)$  is considered as a unity gain since the pole frequency is higher than the current control loop bandwidth. Furthermore, combining (38)–(41), the new plant transfer function  $G_{d'_1i}(s)$ , inside the dashed frame shown in Fig. 14, can be obtained as

$$G_{d'_1i}(s) = \frac{\hat{i}_L(s)}{\hat{d}'_1(s)} = \frac{U_{in}}{s \cdot L + R_{s,i1} + R_{e1} + R_{LM}} \quad (42)$$

where we can see that the feedforward control effectively cancels the influence of dc operating value  $U_{C+}$  on the plant transfer function.

A PI controller with an additional pole at high frequency  $G_c(s)$  is employed to compensate the system to guarantee a good performance of the system at all operating points. The transfer function of  $G_c(s)$  is

$$G_c(s) = K_p \frac{1 + s \cdot a_1}{s \cdot (1 + s \cdot b_1)} \quad (43)$$

where  $K_p = 50 \text{ A}^{-1}\text{s}^{-1}$ ,  $a_1 = 4 \times 10^{-3} \text{ s}$ ,  $b_1 = 1.6 \times 10^{-6} \text{ s}$ . With the designed controller, the inductor current loop has a phase margin of around  $70^\circ$  and an overall crossover frequency of 10 kHz, which is 10% of the switching frequency, as shown in Fig. 15.

### C. Active Damping of Output Filter

To increase the damping factor of the output filter, especially in case of light load condition, a simple active damping circuit is implemented to avoid using a higher damped passive filter that has more losses [22]–[24]. The structure used to implement the active damping is shown in Fig. 16(a). Since the capacitor voltage  $u_C$  (upper capacitor voltage  $u_{C+}$  or lower capacitor voltage  $u_{C-}$ ) is controlled by a hysteresis controller, there is no direct access to control the duty cycle of the switch, and therefore the active damping signal alters the reference signal of the hysteresis controller. Active damping is implemented by measuring and low-pass filtering the filter inductor voltage  $u_{F1}$ , and adding it to the reference signal. For the active damping analysis in this paper, the closed loop transfer function of




Fig. 15. Bode plots of the compensated current loop at three typical operating points.

hysteresis control is assumed to have unity gain. Therefore, the circuit can be simplified to the scheme as shown in Fig. 16(b), where the active stage is replaced by an ideal voltage source  $u_{ref}$  in series with a current controlled voltage source  $u_{ad}$ . This controlled voltage source in frequency domain  $u_{ad}(s)$  is depicted as

$$u_{ad}(s) = K_A \cdot \frac{1}{1 + s \cdot a} \cdot s \cdot L_{F1} \cdot i_{F1}(s). \quad (44)$$

According to

$$Z_{ad}(s) = \frac{u_{ad}(s)}{i_{F1}(s)} = K_A \cdot \frac{s \cdot L_{F1}}{1 + s \cdot a} = \frac{s \cdot a}{1 + s \cdot a} \cdot R_a \quad (45)$$

this active damping scheme acts as a virtual variable impedance  $Z_{ad}(s)$  in series with the inductor  $L_{F1}$  as shown in Fig. 16(c). This virtual impedance has very low absolute value at low frequencies in order not to impact the dc character of the output filter and has a pure resistive behavior with a resistance of  $R_a$  for high frequencies, which covers the natural frequency of the output filter so that a higher damping factor can be performed. Furthermore, the resistance  $R_a$  can be derived from (45) as

$$R_a = \frac{K_A \cdot L_{F1}}{a} \quad (46)$$

which shows its dependency on the parameters  $K_A$ ,  $L_{F1}$  and  $a$ .

When designing the parameters of the active damping, there are three main following points that should be considered. Firstly, the active damping must not increase the output impedance of the output filter. Secondly, a sufficient damping should be provided at a natural frequency of the output filter. Lastly, the phase shift occurring in the supply voltages at output frequency caused by the active damping must be minimized. According to the three requirements above, the active damping parameters are designed to be:  $R_a = 5.8 \Omega$  and




Fig. 16. (a) Structure for implementing active damping of the output filter; (b) the equivalent circuit by assuming ideal hysteresis control and (c) the equivalent circuit with inserted virtual variable impedance  $(as/(as + 1)) \cdot R_a$  to increase the system damping factor.






Fig. 17. Comparison of the bode plots of the transfer function from  $u_{ref}$  to  $u_o$  with active damping and without active damping ( $R_L = 5 \text{ k}\Omega$ ).



(a)




(b)

Fig. 18. Performance comparison without feedforward control (a) and with feedforward control (b). Operating parameters are:  $U_{in} = 100$  V,  $I_L = 10$  A,  $V_b = 30$  V,  $U_{op} = 100$  V,  $f_o = 1$  kHz,  $R_L = 30$   $\Omega$ , and buck stage switching frequency  $f_{buck} = 100$  kHz. Voltage scale: 50 V/div; current scale: 5 A/div.


$a = 1.7 \times 10^{-5}$  s. Fig. 17 compares the transfer function from  $u_{ref}$  to  $u_o$  (when  $R_L$  is 5 k $\Omega$ ) with the case of active damping and without active damping. This figure shows that the damping of the system at the frequencies around the natural frequency of the output filter is significantly increased. If we would like to further reduce the phase shift of the supply voltages while keeping the same damping factor, a higher order filter  $G_{ad}(s)$  can be applied, which can lower the virtual variable impedance in the low frequency range. Moreover, the reason that we cannot only use active damping in the output filter is that the active damping just works when the switches are operating; however, sufficient passive damping is still required when the switches are not switching in case of very light load current.

## VI. EXPERIMENTAL RESULTS

To verify the theoretical considerations, a 1.5-kW prototype of the TPS shown in Fig. 5 has been realized for feeding a 1 kW LPA. The main components employed in the TPS are listed in Table II.



(a)



(b)

Fig. 19. Comparison of the measured performance of the output voltages of the TPS without active damping (a) and with active damping (b). The operation parameters are:  $U_{in} = 100$  V,  $I_L = 10$  A,  $V_b = 30$  V,  $U_{op} = 100$  V,  $f_o = 1$  kHz,  $f_{buck} = 100$  kHz, and  $R_L = 30$   $\Omega$ . Voltage scale: 50 V/div.

The experimental results, measured from the laboratory prototype, are shown in Fig. 18 and compared to the system performance with and without feedforward control. It is shown that with the help of feedforward control the shape of the inductor current  $i_L$  [Fig. 18(b)] shows a significant improvement in the rejection of the variation of output voltage compared to the inductor current  $i_L$  without feedforward control [Fig. 18(a)].

Experimental results are shown in Fig. 19 to compare the system performance without active damping (a) and with active damping (b). It is shown that the oscillations occurring in Fig. 19(a) are no longer present in Fig. 19(b) due to the active damping.

The experimental verification has been also performed for three different loads, i.e., ohmic load ( $\varphi = 0^\circ$ ), 16  $\Omega$ , ohmic-inductive load ( $\varphi \approx 45^\circ$ ), 10  $\Omega$ /2 mH in series, and ohmic-capacitive load ( $\varphi \approx -45^\circ$ ), 12  $\Omega$ /10  $\mu$ F in series, for nominal output voltage  $U_{o,rms} = 115$  V, maximum output current  $I_{op} = 10$  A and maximum output frequency  $f_o = 1$  kHz. The time behavior of the LPA supply voltages,  $u_{p+}$  and  $u_{p-}$ , and the amplifier output voltage,  $u_o$ , is shown in Fig. 20 for ohmic and ohmic-reactive loads. As the output current of the buck input




Fig. 20. Experimental results for different loads; Operating parameters are:  $U_{in} = 200$  V,  $I_L = 15$  A,  $V_a = 25$  V,  $V_b = 25$  V,  $U_{op} = 162$  V,  $I_{op} = 10$  A,  $f_o = 1$  kHz,  $f_{buck} = 100$  kHz; ohmic load,  $Z_L = R_L = 16 \Omega$  (a); inductive load,  $10 \Omega/2$  mH in series (b); capacitive load,  $12 \Omega/15 \mu\text{F}$  in series (c). Voltage scale: 50 V/div; current scale: 10 A/div.

stage (see Fig. 5) is controlled to a constant value, the LPA supply voltage can respond to variations with high dynamics. In Fig. 20(b), it can be seen that there are discrete steps in the supply voltage when the output capacitor voltage of the upper/lower stage is being charged and no load current is supplied by the upper/lower stage. Each step duration is one switching period, therefore the active damping cannot help reduce this ringing; however, an output filter with a higher damping factor can eliminate this ringing (see [11, Fig. 10(e)]) but has a greater volume and losses. In the case of capacitive load [see Fig. 20(c)] the supply voltages  $u_{p+}$  and  $u_{p-}$  of the linear amplifier cannot follow the reference value because there is no current for discharging the capacitor  $C_2$  or  $C_3$ . However, this does not affect the losses of the LPA since the corresponding transistors do not carry a load current.

The excellent transient behavior of the system is clearly shown in Fig. 21 where a sawtooth-shaped output signal with a slope of the trailing edge of  $\approx 6$  V/ $\mu\text{s}$  is generated and the switch-mode stage adjusts the supply voltage such that some voltage margin is left and no distortion in the linear amplifier output signal occurs.

Fig. 22 compares the power losses and efficiencies of the proposed TPS+LPA system and of a class-AB LPA. The testing conditions are that both systems output 400 Hz, 10 A peak value sinusoidal currents over the full range of the specified output voltage. The efficiencies and power losses of the class-AB LPA supplied by constant voltages are calculated by using (4) and not measured from the hardware, since the maximum allowed power dissipation of the experimental LPA is only 280 W. However, it has been verified that the calculation results of (4) closely match the measured results of the experimental LPA operating at lower power levels. It is shown in Fig. 22 that the proposed TPS+LPA system has an overall higher efficiency compared to the conventional class-AB LPA in the full output voltage range. The power losses reduction advantage for the proposed system is most obvious when generating lower output voltages. There, the full output current capacity is available, while conventional class-AB LPAs often require downgrading their output current capacity in the lower voltage region because of the dramatically increased power losses as illustrated in Fig. 22. Furthermore, the cal-




Fig. 21. Experimental results for generating a sawtooth-shaped 1 kHz linear amplifier output  $u_o$ ; ratio of rise time to fall time is 19:1; (a) Waveforms at one output period, (b) Zoon in waveforms at the falling edge of the output voltage. Operating parameters are:  $U_{in} = 200$  V,  $I_L = 15$  A,  $V_a = 25$  V,  $V_b = 25$  V,  $U_{op} = 162$  V, and  $R_L = 30 \Omega$ . Voltage scale: 50 V/div; current scale: 5 A/div.

culated efficiencies of the proposed system have good matching with the measured results (maximum 2.5% difference at  $U_{o,rms} = 98$  V).




Fig. 22. Power loss and efficiency comparison of the proposed system, TPS+LPA, and the LPA with constant supply voltages. Operation parameters of TPS+LPA are:  $U_{in} = 200$  V,  $I_L = 15$  A,  $V_a = 25$  V,  $V_b = 25$  V,  $I_{op} = 10$  A,  $f_o = 400$  Hz,  $f_{buck} = 100$  kHz, while the operation parameters of LPA with constant supply voltages are:  $V_{CC} = \pm 200$  V,  $I_{op} = 10$  A,  $f_o = 400$  Hz.




Fig. 23. Calculated power loss distribution of the proposed TPS+LPA system at maximum output power. The operation parameters of TPS+LPA are:  $U_{in} = 200$  V,  $I_L = 15$  A,  $V_a = 25$  V,  $V_b = 25$  V,  $U_{o,rms} = 132$  V,  $I_{op} = 10$  A,  $f_o = 400$  Hz,  $f_{buck} = 100$  kHz.

The power losses distribution of the proposed TPS+LPA system at maximum output power is demonstrated in Fig. 23, where TPS and LPA each produces about 50% of the total system losses. Here, the efficiency of TPS stage is relatively low (about 87%) due to the high current stresses on the components and hard switching of the MOSFETs. However, the current stresses on the components can be reduced by applying the variable current control scheme proposed in [11] and the hard switching losses could be lowered by employing soft switching techniques.

## VII. CONCLUSION

A new TPS topology for conditioning the supply voltages of a LPA has been proposed which reduces the voltage drops across the linear amplifier power transistors to low values and therefore considerably lowers the amplifier power losses. This proposed boost-type TPS has some major advantages over the existing buck-type tracking power supplies, such as no requirement for dc bus voltage higher than the output voltage, small output filter and high output voltage dynamic. These benefits make the boost-type TPS more competent for high output voltage application, e.g., testing power supplies. However, the maximum output current is limited by the constant inductor current value.

In this paper, the theoretical calculations demonstrate that the power transistors losses in the LPA are significantly reduced when employing variable supply voltages. The current stresses on the power semiconductors of the proposed system are calculated analytically. The output filter is implemented and dimensioned according to the PSRR of the LPA to ensure a high output voltage quality of the system. Furthermore, the small signal model of the TPS is derived, and based on this model the constant current loop and feedforward control are designed to insure the inductor current remaining constant even when the output power is varying in high frequency. An active damping strategy for the output filter which is easy to implement is designed. As an example for testing application of single-phase aircraft equipment, a 1 kW laboratory prototype including TPS and LPA is built to verify the theoretical analysis. The experimental system shows a clear system efficiency improvement compared to a conventional class-AB LPA and a high output voltage dynamic  $6$  V/ $\mu$ s is achieved. As a result, the proposed system is applicable for linear amplifiers generating large amplitude output signals in the kilohertz range.

In the course of further research the experimental hardware could be extended to the topology shown in Fig. 2(b), i.e., an isolated three-level buck-type dc-dc converter will be employed as input stage. The output filter could be substituted by a higher order circuit in order to reduce the supply voltage phase shift when outputting high frequency signal. Furthermore, the adaptive current control scheme depicted in Fig. 7 [11] could be implemented in order to further reduce the system losses. When the TPS+LPA system is used to perform specific equipment testing, where the output voltage waveform shape is known, it is possible to lower the system losses by preshaping the inductor current. Therefore, we can calculate the required inductor current reference such that the inductor current can ramp up to a high current level before the load requires the high current. In this way, we can lower the inductor current slew rate requirement and reduce the system losses.

The proposed TPS+LPA system has shown an obvious system losses reduction over the conventional class-AB LPA in high output voltage applications (see Fig. 22). The other future option for this application is to use pure switching mode power amplifiers. By employing advanced semiconductor devices, e.g., SiC Schottky diodes in combination with super-junction silicon MOSFETs, to increase the switching frequency

or apply interleaving or/and multilevel methods to increase the equivalent switching frequency, it is possible to realize a high bandwidth, high voltage power amplifier of similar performance.

## REFERENCES

- [1] S. Kashiwagi, "A high-efficiency audio power amplifier using a self-oscillating switching regulator," *IEEE Trans. Ind. Appl.*, vol. IA-21, no. 4, pp. 906–911, Jul. 1985.
- [2] J. H. Jeong, G. H. Kim, B. R. Min *et al.*, "A high efficiency class A amplifier accompanied by class D switching amplifier," in *Proc. IEEE Power Electron. Spec. Conf.*, 1997, vol. 2, pp. 1210–1216.
- [3] A. Soto, J. A. Oliver, J. A. Cobos, J. Cezon, and F. Arevalo, "Power supply for a radio transmitter with modulated supply voltage," in *Proc. IEEE Power Electron. Spec. Conf.*, 2004, vol. 1, pp. 392–398.
- [4] X. Jiang, N. D. Lopez, and D. Maksimovic, "A switched mode envelope tracker for polar EDGE transmitter," in *Proc. IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–7.
- [5] M. C. W. Hoyerby and M. A. E. Andersen, "A comparative study of analog voltage-mode control methods for ultra-fast tracking power supplies," in *Proc. Power Electron. Spec. Conf.*, 2007, pp. 2970–2975.
- [6] H. Ertl, J. W. Kolar, and F. C. Zach, "Basic considerations and topologies of switched-mode assisted linear power amplifiers," *IEEE Trans. Ind. Electron.*, vol. 44, no. 1, pp. 116–123, Feb. 1997.
- [7] G. B. Yundt, "Series- or parallel-connected composite amplifiers," *IEEE Trans. Power Electron.*, vol. PE-1, no. 1, pp. 48–54, Jan. 1986.
- [8] J. T. Stauth and S. R. Sanders, "Optimum bias calculation for parallel hybrid switching-linear regulators," in *Proc. IEEE Power Electron. Spec. Conf.*, 2007, pp. 569–574.
- [9] L. Chiesi, E. Lorenzani, G. Franceschini, and A. Bellini, "Modeling of a parallel hybrid power audio amplifier," in *Proc. IEEE Ind. Electron. Conf.*, 2006, pp. 1775–1780.
- [10] J. W. Kolar and G. Gong, "Vorrichtung zur Potentialtrennung und ausgangssignalabhängigen Führung der Versorgungsspannungen eines Linear-Leistungsverstärkers," Swiss Patent CH 0573/03, April 1, 2003.
- [11] G. Gong, H. Ertl, and J. W. Kolar, "High-frequency isolated DC/DC converter for input voltage conditioning of a linear power amplifier," in *Proc. IEEE Power Electron. Spec. Conf.*, 2003, vol. 4, pp. 1929–1934.
- [12] J. R. Pinheiro and I. Barbi, "The three-level ZVS-PWM DC-to-DC converter," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 486–492, Oct. 1993.
- [13] M. A. Douglas Self, *Audio Power Amplifier Design Handbook*, 3rd ed. Oxford, U.K.: Newnes, 2002, pp. 247–253.
- [14] D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range," *IEEE J. Solid-State Circuits*, vol. SSC-19, no. 6, pp. 919–925, Dec. 1984.
- [15] *ON Semiconductor: Power MOSFET MTP3N60E*. [Online]. Available: <http://www.onsemi.com>
- [16] *ON Semiconductor: Power MOSFET MTP2P50E*. [Online]. Available: <http://www.onsemi.com>
- [17] B. Duncan, *High Performance Audio Power Amplifiers for Music Performance and Reproduction*. Oxford, U.K.: Newnes, 1997, pp. 286–298.
- [18] R. W. Erickson, *Fundamentals of Power Electronics*, 2nd ed. Norwell, MA: Kluwer, 2001, pp. 377–398.
- [19] T. Nussbaumer, M. L. Heldwein, and J. W. Kolar, "Differential mode input filter design for a three-phase buck-type PWM rectifier based on modelling of the EMC test receiver," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1649–1661, Oct. 2006.
- [20] R. D. Middlebrook and S. Cuk, "A general unified approach to modeling switching converter power stages," in *Proc. IEEE Power Electron. Spec. Conf.*, 1976, pp. 18–34.
- [21] T. Nussbaumer, G. Gong, M. L. Heldwein, and J. W. Kolar, "Control-oriented modeling and robust control of a three-phase buck+boost pwm rectifier (VRX-4)," in *Proc. IEEE Ind. Appl. Conf.*, 2005, vol. 1, pp. 169–176.
- [22] Y. Sato and T. Kataoka, "A current-type PWM rectifier with active damping function," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 533–541, May/Jun. 1996.
- [23] P. A. Dahono, "A method to damp oscillations on the input LC filter of current-type AC–DC PWM converters by using a virtual resistor," in *Proc. Int. Telecommun. Energy Conf.*, 2003, pp. 757–761.
- [24] G. Gong, S. Round, and J. W. Kolar, "Design, control and performance of tracking power supply for a linear power amplifier," in *Proc. Power Electron. Spec. Conf.*, 2005, vol. 4, pp. 2841–2847.



**Guanghai Gong** (S'03) was born in Zhejiang, China, in 1977. He received the B.Sc. and M.Sc. degrees in electrical engineering from Zhejiang University, China, in 1999 and 2002 respectively. Since June 1, 2002, he has been a Ph.D. student at Power Electronic Systems Laboratory, ETH Zurich.

His research interests include hybrid power amplifiers, multi-cell inverters, soft-switched dc-dc converters, and ac-dc converters for aircraft application.



**Hans Ertl** (M'93) received the Dipl.-Ing. (M.Sc.) degree and the Ph.D. degree in industrial electronics from the University of Technology Vienna, Vienna, Austria, in 1984 and 1991, respectively.

Since 1984, he has been with the Vienna University of Technology, where he is currently an Associate Professor with the Power Electronics Section of the Institute of Electrical Drives and Machines. He has performed numerous industrial and scientific research projects in the areas of field-oriented control of ac drive systems, switch-mode power supplies for welding and industrial plasma processes, and active rectifier systems. He is the author or coauthor of numerous scientific papers and patents. His current research activities are focused on switch-mode power amplifiers and multicell topologies, in particular, for the generation of testing signals, for active ripple current compensators, and for several applications in the area of renewable energy systems.



**Johann W. Kolar** (M'89–SM'04) received his Ph.D. degree (*summa cum laude/promotio sub auspiciis praesidentis rei publicae*) from the University of Technology Vienna, Austria.

Since 1984 he has been working as an independent international consultant in close collaboration with the University of Technology Vienna, in the fields of power electronics, industrial electronics and high performance drives. He has proposed numerous novel PWM converter topologies, and modulation and control concepts, e.g., the VIENNA Rectifier and the Three-Phase AC-AC Sparse Matrix Converter. Dr. Kolar has published over 300 scientific papers in international journals and conference proceedings and has filed more than 70 patents. He was appointed Professor and Head of the Power Electronic Systems Laboratory at the Swiss Federal Institute of Technology (ETH) Zurich on Feb. 1, 2001. The focus of his current research is on AC-AC and AC-DC converter topologies with low effects on the mains, e.g. for power supply of telecommunication systems, More-Electric-Aircraft and distributed power systems in connection with fuel cells. Further main areas of research are the realization of ultra-compact intelligent converter modules employing latest power semiconductor technology (SiC), novel concepts for cooling and EMI filtering, multi-domain/multi-scale modelling and simulation, pulsed power, bearingless motors, and Power MEMS. He received the Best Transactions Paper Award of the IEEE Industrial Electronics Society in 2005. He also received an Erskine Fellowship from the University of Canterbury, New Zealand, in 2003. In 2006, the European Power Supplies Manufacturers Association (EPSMA) awarded the Power Electronics Systems Laboratory of ETH Zurich as the leading academic research institution in Europe.

Dr. Kolar is a member of the IEEE and of Technical Program Committees of numerous international conferences in the field (e.g. Director of the Power Quality Branch of the International Conference on Power Conversion and Intelligent Motion). From 1997 through 2000 he has been serving as an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and since 2001 as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS. Since 2002 he also is an Associate Editor of the *Journal of Power Electronics* of the Korean Institute of Power Electronics and a member of the Editorial Advisory Board of the IEEE Transactions on Electrical and Electronic Engineering.