A Gate Drive Circuit for Silicon Carbide JFET

Kazuaki Mino, Simon Herold, and J. W. Kolar Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory ETH Zentrum / ETL H23, Physikstrasse 3 CH-8092 Zurich / SWITZERLAND / Europe <u>mino@lem.ee.ethz.ch</u> <u>kolar@lem.ee.ethz.ch</u>

Abstract — In this paper, a gate drive circuit for a 1300V/4A SiC-JFET is proposed and evaluated experimentally for a switching frequency of 200kHz. Furthermore, a comparison of the switching behavior of a SiC-JFET/Si-MOSFET cascode and of the SiC-JFET driven by the proposed gate drive circuit is shown.

Index Terms — gate drive circuit; silicon carbide; JFET; switching behavior.

I. INTRODUCTION

Novel silicon carbide (SiC) power semiconductors are characterized by outstanding performance concerning voltage blocking capability, on-state voltage drop, switching speed, and thermal resistance [1]. Accordingly, future SiC devices will allow the realization of highly compact converter systems with low switching and conduction loss. Furthermore, due to the wide band gap and/or blocking capability SiC devices are suitable for high voltage applications. SiC Schottky-diodes are already available commercially [2] and the SiC turn-off power semiconductors are currently under development [3].

The characteristics of the gate current Ig versus the gate voltage Vg (with reference to source) of a SiC-JFET are shown in **Fig.1**. Since the SiC-JFET is normally-on device, a negative gate voltage is required for turning the device off. The pinch-off voltage is approximately Vg=-30V [4]. However, considering the variation of the pinch-off voltage with junction



Fig.1: Gate characteristic of JFET samples at $T_j=25^{\circ}C$ and $T_j=125^{\circ}C$.

temperature and the influence of highly dynamic changes of the drain-source voltage on Vg via the Miller capacitance, a larger negative voltage should be applied for guaranteeing the power transistor turn-off state. This is complicated by the fact that the breakdown limit of the gate-source junction is around -40V and/or close to the pinch-off voltage and varies between samples and shows a dependency on the junction temperature.

A SiC-JFET/Si-MOSFET cascode (hereafter called *cascode*) shown in **Fig.2** can be turned off by using a silicon MOSFET (Si-MOSFET) connected in series with SiC-JFET [3]. However, there are several limitations of this concept as

- 1) the maximum operating temperature of the cascode is limited by the Si-MOSFET,
- 2) the Si-MOSFET internal diode shows a low dv/dt-rating and therefore does limit the admissible switching speed for applications in bridge-type circuit configurations, and
- 3) the conduction losses do increase as two devices are connected in series.



Fig.2: SiC-JFET / Si-MOSFET cascode.

Therefore, in this paper a gate drive circuit is proposed which does allow to safely operate a SiC-JET without employing a Si-MOSFET. The principle of operation of the gate drive is described in **section II** and experimentally verified in **section III** where also a comparison of the switching behavior of the SiC-JFET against the cascode arrangement is presented.

II. GATE DRIVE CIRCUIT FOR SiC-JFET

A simplified schematic of the proposed gate drive circuit is depicted in **Fig.3**. The SiC-JFET is turned on by turning on transistor Tr_1 (cf. Fig.4) and turned off by Tr_2 where an additional circuit is provided for limiting the gate current Ig as described in the following:

t1: we have $Vg\approx 0V$ right after Tr^2 is turned on, the resulting voltage Vr across the limiting circuit is shared by Ra and Rb and Tr^3 is turned on. The gate current Ig is limited by Rg where

 $Rg \ll Ra + Rb$. (1) The SiC-JFET is turned off when Vg exceeds the pinch-off



Fig.3: Simplified schematic of the proposed gate drive circuit for the SiC-JFET.



Fig.4: Operational principle of the proposed gate drive circuit.

voltage. Subsequently, *Tr*3 is automatically turned off due to the decreasing voltage *Vr*.

*t*2: The transistor *Tr*3 is turned off and the current *Ig* is limited by the resistors *Ra* and *Rb* to a low value

$$Ig = \frac{Vgps - Vg - V_{Tr2}}{Ra + Rb}$$
(2)

where Vgps is supply voltage of the gate drive circuit and $VTr2\approx 0V$ is the voltage across Tr2.

t3: Tr1 is turned on and Ig is flowing through Tr1, D1 and Rg. As Vg reduces to zero the SiC-JFET is turned on.

In summary, the proposed gate drive circuit does prevent a high gate current in the turn-off interval also for applying a gate voltage higher than the pinch-off voltage and does ensure a high switching speed.

III. EXPERIMENTAL RESULTS

A. Experimental Condition

The gate drive circuit being employed for the experimental analysis is illustrated in Fig.5. In order to increase the turn-off speed of the SiC-JFETs, Ra (cf. Fig.3) is divided to R1 and R2, and a capacitor Cg_1 is connected in parallel with R_2 . Furthermore, a resistor R4 is provided for limiting the reverse current of the base-emitter junction of Tr3. In period t1 (cf. Fig. 4), the base current in Tr_3 is flowing largely via Cg_1 as R_2 shows a comparably high impedance what does result in a fast switching action of Tr3 and/or in a fast turn-off of the SiC-JFET. The DC supply voltage for the gate drive circuit is Vgps=45V and Vgps is converted to 5V for supplying the driving optocoupler providing isolation of the gate drive signal. The Schottky diodes D3 and D2 are employed for increasing the turn-off speed in Tr4 and Tr2. The components employed in the gate drive circuit are listed in TABLE I. As the gate resistor, four $20\Omega/250$ mW resistors are connected in parallel (R5=5 Ω in total) because the design is for a switching frequency of 200kHz. Based on (2), Ig<370µA is guaranteed for a breakdown voltage of Vg<35V.



Fig.5: Schematic of the proposed gate drive circuit.

TABLE I

COMPONENTS IN THE ADDITIONAL CIRCUIT		
items	Symbols	Parameters / footprints
transistor	Tr3	BC639, 80V,1A / TO-92
diode	<i>D</i> 1	1N5711, 70V, 250mW
resistor	R_1	200Ω, 250mW / 1206
	<i>R</i> 2	27kΩ, 250mW / 1206
	<i>R</i> 3	100Ω, 250mW / 1206
	R_4	30Ω, 250mW / 1206
	R5	20Ω, 250mW, 4 parallel / 1206
capacitor	Cg1	220pF / 1206





Fig.6: Circuit configurations for the testing of the cascodes (cf. (a)) and the SiC-JFETs (cf. (b)).

The circuit configurations for testing cascades and the corresponding SiC-JFETs are shown in **Fig.6**. The input voltage of the bridge leg is defined by a low inductance film capacitor Cs (9µF/630V), the load current is impressed by an inductor L_1 . The transistors S_1 are remaining in the turn-off state and are performing a free-wheeling diode function. There, for testing the SiC-JFETs a negative gate voltage Vug=-37V is applied (cf. Fig.6(b) and for testing the cascode the terminals G and S of S_1 are short circuited (cf. Fig.6(a)). A conventional gate drive circuit with output voltage levels 0V, +14V is employed for driving the Si-MOSFET.

Two subsequent turn-on pulses are generated by a control circuit (not shown in Fig.6). Within the first pulse, the load current increases via S_2 . After a given current level has been reached the turn-off behavior of S_2 is recorded and the load current is commuted to the body diode of S_1 . When S_2 is turned on again, the turn-on behavior of S_2 and the reverse recovery behavior of S_1 are acquired.

The SiC-JFETs and the cascodes are mounted on a heatsink equipped with a heating resistor, which allows to operate the setup at an elevated junction temperature of 125° C. The gate drive and the testing power circuit which are placed on the same PCB are shown in **Fig.7**. The instruments utilized for the measurements were a Tektronix TDS 544A (500MHz, 1GS/s) oscilloscope, voltage probes LeCroy PP005 (10:1, 500V, 10M Ω /11pF, 500MHz), and an 1:50 AC current transducer employing a R10/N30 toroidal ferrite core, a burden resistor of 5 Ω and an adaptation network to a 50 Ω coaxial cable. The switching energy losses were calculated by multipling the measured voltages and currents and integrating the resulting power losses.



Fig.7: Prototype of the proposed gate drive circuit for the SiC-JFETs.

Reducing the parasitic capacitance of the load inductor is important for testing the actual switching performance and for reducing the switching losses [7]. Therefore, the load inductor L_1 (380µH/9A) is realized with low parasitic capacitance C_1 . There, four inductors each employing a ferrite core EPCOS B66291 with approximately 0.1mm air gap and 10 turns are connected in series and the individual turns are separated by selecting a wire of 1mm isolation thickness. According to the impedance measurement shown in **Fig.8**, C_1 is reduced to 2.7pF.



Fig.8: Frequency behavior of the impedance analysis of the load inductor L_1 .



Fig.9: Gate voltage waveforms of the SiC-JFET (sample 2) driven by the proposed gate drive circuit at 200kHz, Tj=125 °C and $I_D=0$.

B. Gate drive circuit

The operation of the proposed gate drive circuit was verified at zero drain current for a SiC-JFET showing a breakdown voltage of the gate-source junction lower than the gate drive supply voltage *Vgps* (sample 2, cf. Fig.1). The gate voltage waveforms *Vg* resulting for a switching frequency of 200kHz and a junction temperature of $Tj=125^{\circ}$ C are shown in **Fig.9**. In accordance to the theoretical considerations the maximum negative gate voltage is automatically limited to -38.5V where a gate current *Ig* of approximately 300µA does occur (cf. Fig. 1 and (2)). Then fall time and rise time of *Vg* are 40ns and 71ns respectively what does guarantee a high switching speed of the SiC-JFET.

C. Switching behavior

The results of a comparative analysis of the switching behavior of the cascode and the SiC-JFET in combination with



Fig.10: Turn-on behavior for $I_D = 4A@T_j = 125$ °C.



Fig.11: Turn-off behavior for $I_D = 4A(a_jT_j = 125^{\circ}C)$.



Fig.12: Reverse recovery behavior for $I_D=4A@T_j=125$ °C.

the proposed gate drive circuit are shown in **Fig.10**, **Fig.11** and **Fig.12** for Tj=125°C. According to the specification of the body diode of the Si-MOSFET the dv/dt occurring across the transistor is limited to $6kV/\mu s$ by selecting a turn-on gate resistor of 390 Ω and a turn-off gate resistor of 5 Ω .

As compared to the cascode the SiC-JFET shows a reduced ringing at the switching transients [3]. Accordingly, no snubber circuit is required what does result in a compact converter design and low realization effort. The power semiconductor



Fig.13: Switching losses versus drain current at Tj=125°C.



Fig.14: Comparison of the switching losses of the cascode and the SiC-JFET at $I_D=4A$ and $T_J=125$ °C.

switching losses are depicted in **Fig.13** and **Fig.14**. The reverse recovery losses *Err* of the cascode are lower than the corresponding losses of the SiC-JFET where a trade-off between *Eon* and *Eoff* has to be considered. However, as compared the cascode the SiC-JFETs shows lower turn-on and turn-off losses, i.e. the total switching losses are reduced from 156μ J to 142μ J (9%).

IV. CONCLUSION

A novel gate drive circuit for SiC-JFETs being able to operate at 200kHz switching frequency and ensuring high speed was proposed. As compared to a SiC-JFET/Si-MOSFET cascode the SiC-JFET in combination with the novel gate drive shows lower switching and conduction losses and reduced ringing at the switching transients.

In summary, a Si-MOSFET can be omitted for the realization of the SiC turn-off power semiconductor without impairing the switching performance. This does significantly reduce the realization effort and does make feasible an operation at elevated junction and/or heatsink temperatures and/or does enable the realization of converter systems showing high power density.

REFERENCES

- T. Reimann, J. Petzoldt, I. Zverev, H. Mitlehner, and P. Friedrichs, "Application of SiC Devices in Power Supplies," *Proceeding of the 10th International Power Electronic and Motion Control Conference*, Sept. 9-11, Cavtat & Dubrovnik, Croatia (2002).
- [2] <u>http://www.siced.de/</u>
- [3] D. Stephani, "Prospects of SiC Power Devices from the State of the Art to Future Trends," *Proceedings of the 45th International Power Electronics Conference*, Nuremberg, May 14-16, K2 (2002).
- [4] H. Mitlehner, P. Friedrichs, R. Schörner, K. O. Dohnke, R. Elpelt, and D. Stephani, "Ultra Low Loss and Fast Switching Uunipolar SiC-Devices," *Proceedings of the 45th International Power Electronics Conference*, Nuremberg, May 14-16, pp.137-142 (2002).
- [5] L. Lorenz, and H. Mitlehner, "Key Power Semiconductor Device Concepts for the Next Decade," *IEEE Industry Applications Conference* 37th IAS Annual Meeting, Pittsburg, USA, Oct. 13–18, Vol. 1, pp. 564 – 569 (2002).
- [6] D.Tournier, Godignon, J. Montserrat, D. Planson, C. Raynaud, J.P. Chante, F.Sarrus, C. Bonhomme, and J.F. de Palma, "A 4H-SiC High Power Density VJFET as Controlled Current Limiter," *IEEE Industry Applications Conference 37th IAS Annual Meeting*, Pittsburg, USA, October 13–18, Vol. 1, pp. 570–575 (2002).
- [7] G. Laimer, and J. W. Kolar, "Wide Bandwidth Low Complexity Isolated Current Sensor to be employed in a 10kW/500kHz Three-Phase Unity Power Factor PWM Rectifier System," *Proceedings of the 33rd IEEE Power Electronics Specialists Conference*, Cairns, Australia, June 23-27, Vol. 3, pp. 1065-1070 (2002).
- [8] F. Schafmeister, S. Herold, and J. W. Kolar, "Evaluation of 1200V-Si-IGBTs and 1300V-SiC-JFETs for Application in Three-Phase Very Sparse Matrix AC-AC Converter Systems," *Proceedings of the 18th Annual IEEE Applied Power Electronics Conference*, Miami Beach, USA, February 9-13, Vol. 1, pp. 241-255 (2003).
- [9] <u>http://www.cree.com/</u>
- [10] A. Abou-Alfotouh, A. Radun, H.-R. Chang, and C. Winterhalter, "A 1MHz Hard-Switched Silicon Carbide DC/DC Converter," *Proceedings of the 18th Annual IEEE Applied Power Electronics Conference and Exposition*, Miami Beach, USA, Feb. 9-13, Vol. 1, pp. 132-138 (2003).
- [11] H. Yu, J. Lai, X. Huang, J.H. Zhao, J. Zhang, X. Hu, J. Carter, and L. Fursin, A, "Gate Driver Based Soft-Switching SiC Bipolar Junction Transistor," *Proceedings of the 18th Annual IEEE Applied Power Electronics Conference and Exposition*, Miami Beach, USA, Feb. 9-13, Vol. 1, pp. 968–973 (2003).